OLD | NEW |
1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file | 1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file |
2 // for details. All rights reserved. Use of this source code is governed by a | 2 // for details. All rights reserved. Use of this source code is governed by a |
3 // BSD-style license that can be found in the LICENSE file. | 3 // BSD-style license that can be found in the LICENSE file. |
4 | 4 |
5 #include "vm/globals.h" | 5 #include "vm/globals.h" |
6 #if defined(TARGET_ARCH_ARM) | 6 #if defined(TARGET_ARCH_ARM) |
7 | 7 |
8 #include "vm/assembler.h" | 8 #include "vm/assembler.h" |
9 #include "vm/simulator.h" | 9 #include "vm/simulator.h" |
10 #include "vm/runtime_entry.h" | 10 #include "vm/runtime_entry.h" |
(...skipping 1309 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1320 void Assembler::veorq(QRegister qd, QRegister qn, QRegister qm) { | 1320 void Assembler::veorq(QRegister qd, QRegister qn, QRegister qm) { |
1321 EmitSIMDqqq(B24 | B8 | B4, kByte, qd, qn, qm); | 1321 EmitSIMDqqq(B24 | B8 | B4, kByte, qd, qn, qm); |
1322 } | 1322 } |
1323 | 1323 |
1324 | 1324 |
1325 void Assembler::vorrq(QRegister qd, QRegister qn, QRegister qm) { | 1325 void Assembler::vorrq(QRegister qd, QRegister qn, QRegister qm) { |
1326 EmitSIMDqqq(B21 | B8 | B4, kByte, qd, qn, qm); | 1326 EmitSIMDqqq(B21 | B8 | B4, kByte, qd, qn, qm); |
1327 } | 1327 } |
1328 | 1328 |
1329 | 1329 |
| 1330 void Assembler::vornq(QRegister qd, QRegister qn, QRegister qm) { |
| 1331 EmitSIMDqqq(B21 | B20 | B8 | B4, kByte, qd, qn, qm); |
| 1332 } |
| 1333 |
| 1334 |
1330 void Assembler::vdup(OperandSize sz, QRegister qd, DRegister dm, int idx) { | 1335 void Assembler::vdup(OperandSize sz, QRegister qd, DRegister dm, int idx) { |
1331 ASSERT((sz != kDWord) && (sz != kSWord) && (sz != kWordPair)); | 1336 ASSERT((sz != kDWord) && (sz != kSWord) && (sz != kWordPair)); |
1332 int code = 0; | 1337 int code = 0; |
1333 | 1338 |
1334 switch (sz) { | 1339 switch (sz) { |
1335 case kByte: | 1340 case kByte: |
1336 case kUnsignedByte: { | 1341 case kUnsignedByte: { |
1337 ASSERT((idx >= 0) && (idx < 8)); | 1342 ASSERT((idx >= 0) && (idx < 8)); |
1338 code = 1 | (idx << 1); | 1343 code = 1 | (idx << 1); |
1339 break; | 1344 break; |
(...skipping 21 matching lines...) Expand all Loading... |
1361 dm); | 1366 dm); |
1362 } | 1367 } |
1363 | 1368 |
1364 | 1369 |
1365 void Assembler::vtbl(DRegister dd, DRegister dn, int len, DRegister dm) { | 1370 void Assembler::vtbl(DRegister dd, DRegister dn, int len, DRegister dm) { |
1366 ASSERT((len >= 1) && (len <= 4)); | 1371 ASSERT((len >= 1) && (len <= 4)); |
1367 EmitSIMDddd(B24 | B23 | B11 | ((len - 1) * B8), kWordPair, dd, dn, dm); | 1372 EmitSIMDddd(B24 | B23 | B11 | ((len - 1) * B8), kWordPair, dd, dn, dm); |
1368 } | 1373 } |
1369 | 1374 |
1370 | 1375 |
| 1376 void Assembler::vceqqi(OperandSize sz, |
| 1377 QRegister qd, QRegister qn, QRegister qm) { |
| 1378 EmitSIMDqqq(B24 | B11 | B4, sz, qd, qn, qm); |
| 1379 } |
| 1380 |
| 1381 |
| 1382 void Assembler::vceqqs(QRegister qd, QRegister qn, QRegister qm) { |
| 1383 EmitSIMDqqq(B11 | B10 | B9, kSWord, qd, qn, qm); |
| 1384 } |
| 1385 |
| 1386 |
| 1387 void Assembler::vcgeqi(OperandSize sz, |
| 1388 QRegister qd, QRegister qn, QRegister qm) { |
| 1389 EmitSIMDqqq(B9 | B8 | B4, sz, qd, qn, qm); |
| 1390 } |
| 1391 |
| 1392 |
| 1393 void Assembler::vcugeqi(OperandSize sz, |
| 1394 QRegister qd, QRegister qn, QRegister qm) { |
| 1395 EmitSIMDqqq(B24 | B9 | B8 | B4, sz, qd, qn, qm); |
| 1396 } |
| 1397 |
| 1398 |
| 1399 void Assembler::vcgeqs(QRegister qd, QRegister qn, QRegister qm) { |
| 1400 EmitSIMDqqq(B24 | B11 | B10 | B9, kSWord, qd, qn, qm); |
| 1401 } |
| 1402 |
| 1403 |
| 1404 void Assembler::vcgtqi(OperandSize sz, |
| 1405 QRegister qd, QRegister qn, QRegister qm) { |
| 1406 EmitSIMDqqq(B9 | B8, sz, qd, qn, qm); |
| 1407 } |
| 1408 |
| 1409 |
| 1410 void Assembler::vcugtqi(OperandSize sz, |
| 1411 QRegister qd, QRegister qn, QRegister qm) { |
| 1412 EmitSIMDqqq(B24 | B9 | B8, sz, qd, qn, qm); |
| 1413 } |
| 1414 |
| 1415 |
| 1416 void Assembler::vcgtqs(QRegister qd, QRegister qn, QRegister qm) { |
| 1417 EmitSIMDqqq(B24 | B21 | B11 | B10 | B9, kSWord, qd, qn, qm); |
| 1418 } |
| 1419 |
| 1420 |
1371 void Assembler::svc(uint32_t imm24, Condition cond) { | 1421 void Assembler::svc(uint32_t imm24, Condition cond) { |
1372 ASSERT(cond != kNoCondition); | 1422 ASSERT(cond != kNoCondition); |
1373 ASSERT(imm24 < (1 << 24)); | 1423 ASSERT(imm24 < (1 << 24)); |
1374 int32_t encoding = (cond << kConditionShift) | B27 | B26 | B25 | B24 | imm24; | 1424 int32_t encoding = (cond << kConditionShift) | B27 | B26 | B25 | B24 | imm24; |
1375 Emit(encoding); | 1425 Emit(encoding); |
1376 } | 1426 } |
1377 | 1427 |
1378 | 1428 |
1379 void Assembler::bkpt(uint16_t imm16) { | 1429 void Assembler::bkpt(uint16_t imm16) { |
1380 // bkpt requires that the cond field is AL. | 1430 // bkpt requires that the cond field is AL. |
(...skipping 1042 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
2423 | 2473 |
2424 const char* Assembler::FpuRegisterName(FpuRegister reg) { | 2474 const char* Assembler::FpuRegisterName(FpuRegister reg) { |
2425 ASSERT((0 <= reg) && (reg < kNumberOfFpuRegisters)); | 2475 ASSERT((0 <= reg) && (reg < kNumberOfFpuRegisters)); |
2426 return fpu_reg_names[reg]; | 2476 return fpu_reg_names[reg]; |
2427 } | 2477 } |
2428 | 2478 |
2429 } // namespace dart | 2479 } // namespace dart |
2430 | 2480 |
2431 #endif // defined TARGET_ARCH_ARM | 2481 #endif // defined TARGET_ARCH_ARM |
2432 | 2482 |
OLD | NEW |