OLD | NEW |
1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// | 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// |
2 // | 2 // |
3 // The Subzero Code Generator | 3 // The Subzero Code Generator |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 /// | 9 /// |
10 /// \file | 10 /// \file |
(...skipping 1137 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1148 void TargetMIPS32::lowerStore(const InstStore *Instr) { | 1148 void TargetMIPS32::lowerStore(const InstStore *Instr) { |
1149 UnimplementedLoweringError(this, Instr); | 1149 UnimplementedLoweringError(this, Instr); |
1150 } | 1150 } |
1151 | 1151 |
1152 void TargetMIPS32::doAddressOptStore() { UnimplementedError(getFlags()); } | 1152 void TargetMIPS32::doAddressOptStore() { UnimplementedError(getFlags()); } |
1153 | 1153 |
1154 void TargetMIPS32::lowerSwitch(const InstSwitch *Instr) { | 1154 void TargetMIPS32::lowerSwitch(const InstSwitch *Instr) { |
1155 UnimplementedLoweringError(this, Instr); | 1155 UnimplementedLoweringError(this, Instr); |
1156 } | 1156 } |
1157 | 1157 |
| 1158 void TargetMIPS32::lowerBreakpoint(const InstBreakpoint *Instr) { |
| 1159 UnimplementedLoweringError(this, Instr); |
| 1160 } |
| 1161 |
1158 void TargetMIPS32::lowerUnreachable(const InstUnreachable *Instr) { | 1162 void TargetMIPS32::lowerUnreachable(const InstUnreachable *Instr) { |
1159 UnimplementedLoweringError(this, Instr); | 1163 UnimplementedLoweringError(this, Instr); |
1160 } | 1164 } |
1161 | 1165 |
1162 // Turn an i64 Phi instruction into a pair of i32 Phi instructions, to preserve | 1166 // Turn an i64 Phi instruction into a pair of i32 Phi instructions, to preserve |
1163 // integrity of liveness analysis. Undef values are also turned into zeroes, | 1167 // integrity of liveness analysis. Undef values are also turned into zeroes, |
1164 // since loOperand() and hiOperand() don't expect Undef input. | 1168 // since loOperand() and hiOperand() don't expect Undef input. |
1165 void TargetMIPS32::prelowerPhis() { | 1169 void TargetMIPS32::prelowerPhis() { |
1166 PhiLowering::prelowerPhis32Bit<TargetMIPS32>(this, Context.getNode(), Func); | 1170 PhiLowering::prelowerPhis32Bit<TargetMIPS32>(this, Context.getNode(), Func); |
1167 } | 1171 } |
(...skipping 150 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1318 Str << "\t.set\t" | 1322 Str << "\t.set\t" |
1319 << "nomips16\n"; | 1323 << "nomips16\n"; |
1320 } | 1324 } |
1321 | 1325 |
1322 SmallBitVector TargetMIPS32::TypeToRegisterSet[RCMIPS32_NUM]; | 1326 SmallBitVector TargetMIPS32::TypeToRegisterSet[RCMIPS32_NUM]; |
1323 SmallBitVector TargetMIPS32::TypeToRegisterSetUnfiltered[RCMIPS32_NUM]; | 1327 SmallBitVector TargetMIPS32::TypeToRegisterSetUnfiltered[RCMIPS32_NUM]; |
1324 SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; | 1328 SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; |
1325 | 1329 |
1326 } // end of namespace MIPS32 | 1330 } // end of namespace MIPS32 |
1327 } // end of namespace Ice | 1331 } // end of namespace Ice |
OLD | NEW |