lib/Target/R600/Processors.td - Issue 183273009: Prep for merging 3.4: Undo changes from 3.3 branch

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: lib/Target/R600/Processors.td

Issue 183273009: Prep for merging 3.4: Undo changes from 3.3 branch (Closed) Base URL: http://git.chromium.org/native_client/pnacl-llvm.git@master

Patch Set: Retry Created 6 years, 9 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « lib/Target/R600/MCTargetDesc/R600MCCodeEmitter.cpp ('k') | lib/Target/R600/R600ControlFlowFinalizer.cpp » ('j') | no next file with comments »

OLD	NEW
1 //===-- Processors.td - R600 Processor definitions ------------------------===//	1 //===-- Processors.td - R600 Processor definitions ------------------------===//

2 //	2 //

3 // The LLVM Compiler Infrastructure	3 // The LLVM Compiler Infrastructure

4 //	4 //

5 // This file is distributed under the University of Illinois Open Source	5 // This file is distributed under the University of Illinois Open Source

6 // License. See LICENSE.TXT for details.	6 // License. See LICENSE.TXT for details.

7 //	7 //

8 //===----------------------------------------------------------------------===//	8 //===----------------------------------------------------------------------===//

9	9

10 class Proc<string Name, ProcessorItineraries itin, list<SubtargetFeature> Featur es>	10 class Proc<string Name, ProcessorItineraries itin, list<SubtargetFeature> Featur es>

(...skipping 27 matching lines...) Expand all Loading...
38 def : Proc<"turks", R600_VLIW5_Itin,	38 def : Proc<"turks", R600_VLIW5_Itin,

39 [FeatureByteAddress, FeatureImages, FeatureVertexCache]>;	39 [FeatureByteAddress, FeatureImages, FeatureVertexCache]>;

40 def : Proc<"caicos", R600_VLIW5_Itin,	40 def : Proc<"caicos", R600_VLIW5_Itin,

41 [FeatureByteAddress, FeatureImages]>;	41 [FeatureByteAddress, FeatureImages]>;

42 def : Proc<"cayman", R600_VLIW4_Itin,	42 def : Proc<"cayman", R600_VLIW4_Itin,

43 [FeatureByteAddress, FeatureImages, FeatureFP64]>;def : Proc<"SI", S I_Itin, [Feature64BitPtr, FeatureFP64]>;	43 [FeatureByteAddress, FeatureImages, FeatureFP64]>;def : Proc<"SI", S I_Itin, [Feature64BitPtr, FeatureFP64]>;

44 def : Proc<"tahiti", SI_Itin, [Feature64BitPtr, FeatureFP64]>;	44 def : Proc<"tahiti", SI_Itin, [Feature64BitPtr, FeatureFP64]>;

45 def : Proc<"pitcairn", SI_Itin, [Feature64BitPtr, FeatureFP64]>;	45 def : Proc<"pitcairn", SI_Itin, [Feature64BitPtr, FeatureFP64]>;

46 def : Proc<"verde", SI_Itin, [Feature64BitPtr, FeatureFP64]>;	46 def : Proc<"verde", SI_Itin, [Feature64BitPtr, FeatureFP64]>;

47 def : Proc<"oland", SI_Itin, [Feature64BitPtr, FeatureFP64]>;	47 def : Proc<"oland", SI_Itin, [Feature64BitPtr, FeatureFP64]>;

48 def : Proc<"hainan", SI_Itin, [Feature64BitPtr, FeatureFP64]>;

OLD	NEW