OLD | NEW |
1 //===-- AMDGPUMCTargetDesc.cpp - AMDGPU Target Descriptions ---------------===// | 1 //===-- AMDGPUMCTargetDesc.cpp - AMDGPU Target Descriptions ---------------===// |
2 // | 2 // |
3 // The LLVM Compiler Infrastructure | 3 // The LLVM Compiler Infrastructure |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 // | 9 // |
10 /// \file | 10 /// \file |
(...skipping 60 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
71 return new AMDGPUInstPrinter(MAI, MII, MRI); | 71 return new AMDGPUInstPrinter(MAI, MII, MRI); |
72 } | 72 } |
73 | 73 |
74 static MCCodeEmitter *createAMDGPUMCCodeEmitter(const MCInstrInfo &MCII, | 74 static MCCodeEmitter *createAMDGPUMCCodeEmitter(const MCInstrInfo &MCII, |
75 const MCRegisterInfo &MRI, | 75 const MCRegisterInfo &MRI, |
76 const MCSubtargetInfo &STI, | 76 const MCSubtargetInfo &STI, |
77 MCContext &Ctx) { | 77 MCContext &Ctx) { |
78 if (STI.getFeatureBits() & AMDGPU::Feature64BitPtr) { | 78 if (STI.getFeatureBits() & AMDGPU::Feature64BitPtr) { |
79 return createSIMCCodeEmitter(MCII, MRI, STI, Ctx); | 79 return createSIMCCodeEmitter(MCII, MRI, STI, Ctx); |
80 } else { | 80 } else { |
81 return createR600MCCodeEmitter(MCII, MRI, STI); | 81 return createR600MCCodeEmitter(MCII, MRI, STI, Ctx); |
82 } | 82 } |
83 } | 83 } |
84 | 84 |
85 static MCStreamer *createMCStreamer(const Target &T, StringRef TT, | 85 static MCStreamer *createMCStreamer(const Target &T, StringRef TT, |
86 MCContext &Ctx, MCAsmBackend &MAB, | 86 MCContext &Ctx, MCAsmBackend &MAB, |
87 raw_ostream &_OS, | 87 raw_ostream &_OS, |
88 MCCodeEmitter *_Emitter, | 88 MCCodeEmitter *_Emitter, |
89 bool RelaxAll, | 89 bool RelaxAll, |
90 bool NoExecStack) { | 90 bool NoExecStack) { |
91 return createELFStreamer(Ctx, MAB, _OS, _Emitter, false, false); | 91 return createELFStreamer(Ctx, MAB, _OS, _Emitter, false, false); |
(...skipping 12 matching lines...) Expand all Loading... |
104 TargetRegistry::RegisterMCSubtargetInfo(TheAMDGPUTarget, createAMDGPUMCSubtarg
etInfo); | 104 TargetRegistry::RegisterMCSubtargetInfo(TheAMDGPUTarget, createAMDGPUMCSubtarg
etInfo); |
105 | 105 |
106 TargetRegistry::RegisterMCInstPrinter(TheAMDGPUTarget, createAMDGPUMCInstPrint
er); | 106 TargetRegistry::RegisterMCInstPrinter(TheAMDGPUTarget, createAMDGPUMCInstPrint
er); |
107 | 107 |
108 TargetRegistry::RegisterMCCodeEmitter(TheAMDGPUTarget, createAMDGPUMCCodeEmitt
er); | 108 TargetRegistry::RegisterMCCodeEmitter(TheAMDGPUTarget, createAMDGPUMCCodeEmitt
er); |
109 | 109 |
110 TargetRegistry::RegisterMCAsmBackend(TheAMDGPUTarget, createAMDGPUAsmBackend); | 110 TargetRegistry::RegisterMCAsmBackend(TheAMDGPUTarget, createAMDGPUAsmBackend); |
111 | 111 |
112 TargetRegistry::RegisterMCObjectStreamer(TheAMDGPUTarget, createMCStreamer); | 112 TargetRegistry::RegisterMCObjectStreamer(TheAMDGPUTarget, createMCStreamer); |
113 } | 113 } |
OLD | NEW |