| OLD | NEW |
| 1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 7 | 7 |
| 8 namespace v8 { | 8 namespace v8 { |
| 9 namespace internal { | 9 namespace internal { |
| 10 namespace compiler { | 10 namespace compiler { |
| (...skipping 21 matching lines...) Expand all Loading... |
| 32 V(PPC_RotLeftAndMask32) \ | 32 V(PPC_RotLeftAndMask32) \ |
| 33 V(PPC_RotLeftAndClear64) \ | 33 V(PPC_RotLeftAndClear64) \ |
| 34 V(PPC_RotLeftAndClearLeft64) \ | 34 V(PPC_RotLeftAndClearLeft64) \ |
| 35 V(PPC_RotLeftAndClearRight64) \ | 35 V(PPC_RotLeftAndClearRight64) \ |
| 36 V(PPC_Add) \ | 36 V(PPC_Add) \ |
| 37 V(PPC_AddWithOverflow32) \ | 37 V(PPC_AddWithOverflow32) \ |
| 38 V(PPC_AddPair) \ | 38 V(PPC_AddPair) \ |
| 39 V(PPC_AddDouble) \ | 39 V(PPC_AddDouble) \ |
| 40 V(PPC_Sub) \ | 40 V(PPC_Sub) \ |
| 41 V(PPC_SubWithOverflow32) \ | 41 V(PPC_SubWithOverflow32) \ |
| 42 V(PPC_SubPair) \ |
| 42 V(PPC_SubDouble) \ | 43 V(PPC_SubDouble) \ |
| 43 V(PPC_Mul32) \ | 44 V(PPC_Mul32) \ |
| 44 V(PPC_Mul64) \ | 45 V(PPC_Mul64) \ |
| 45 V(PPC_MulHigh32) \ | 46 V(PPC_MulHigh32) \ |
| 46 V(PPC_MulHighU32) \ | 47 V(PPC_MulHighU32) \ |
| 47 V(PPC_MulDouble) \ | 48 V(PPC_MulDouble) \ |
| 48 V(PPC_Div32) \ | 49 V(PPC_Div32) \ |
| 49 V(PPC_Div64) \ | 50 V(PPC_Div64) \ |
| 50 V(PPC_DivU32) \ | 51 V(PPC_DivU32) \ |
| 51 V(PPC_DivU64) \ | 52 V(PPC_DivU64) \ |
| (...skipping 83 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 135 // MRR = [register + register] | 136 // MRR = [register + register] |
| 136 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 137 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
| 137 V(MRI) /* [%r0 + K] */ \ | 138 V(MRI) /* [%r0 + K] */ \ |
| 138 V(MRR) /* [%r0 + %r1] */ | 139 V(MRR) /* [%r0 + %r1] */ |
| 139 | 140 |
| 140 } // namespace compiler | 141 } // namespace compiler |
| 141 } // namespace internal | 142 } // namespace internal |
| 142 } // namespace v8 | 143 } // namespace v8 |
| 143 | 144 |
| 144 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 145 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| OLD | NEW |