OLD | NEW |
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
2 // All Rights Reserved. | 2 // All Rights Reserved. |
3 // | 3 // |
4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
6 // are met: | 6 // are met: |
7 // | 7 // |
8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
10 // | 10 // |
(...skipping 1987 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1998 } | 1998 } |
1999 | 1999 |
2000 // Subtract Logical Register-Storage (32) | 2000 // Subtract Logical Register-Storage (32) |
2001 void Assembler::sly(Register r1, const MemOperand& opnd) { | 2001 void Assembler::sly(Register r1, const MemOperand& opnd) { |
2002 rxy_form(SLY, r1, opnd.rx(), opnd.rb(), opnd.offset()); | 2002 rxy_form(SLY, r1, opnd.rx(), opnd.rb(), opnd.offset()); |
2003 } | 2003 } |
2004 | 2004 |
2005 // Subtract Logical Register-Register (32) | 2005 // Subtract Logical Register-Register (32) |
2006 void Assembler::slr(Register r1, Register r2) { rr_form(SLR, r1, r2); } | 2006 void Assembler::slr(Register r1, Register r2) { rr_form(SLR, r1, r2); } |
2007 | 2007 |
| 2008 // Subtract Logical With Borrow Register-Register (32) |
| 2009 void Assembler::slbr(Register r1, Register r2) { rre_form(SLBR, r1, r2); } |
| 2010 |
2008 // Subtract Logical Register-Register-Register (32) | 2011 // Subtract Logical Register-Register-Register (32) |
2009 void Assembler::slrk(Register r1, Register r2, Register r3) { | 2012 void Assembler::slrk(Register r1, Register r2, Register r3) { |
2010 rrf1_form(SLRK, r1, r2, r3); | 2013 rrf1_form(SLRK, r1, r2, r3); |
2011 } | 2014 } |
2012 | 2015 |
2013 // ------------------------------------ | 2016 // ------------------------------------ |
2014 // 64-bit Subtract Logical Instructions | 2017 // 64-bit Subtract Logical Instructions |
2015 // ------------------------------------ | 2018 // ------------------------------------ |
2016 // Subtract Logical Register-Storage (64) | 2019 // Subtract Logical Register-Storage (64) |
2017 void Assembler::slg(Register r1, const MemOperand& opnd) { | 2020 void Assembler::slg(Register r1, const MemOperand& opnd) { |
(...skipping 1010 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
3028 | 3031 |
3029 reloc_info_writer.Write(&rinfo); | 3032 reloc_info_writer.Write(&rinfo); |
3030 } | 3033 } |
3031 | 3034 |
3032 reloc_info_writer.Finish(); | 3035 reloc_info_writer.Finish(); |
3033 } | 3036 } |
3034 | 3037 |
3035 } // namespace internal | 3038 } // namespace internal |
3036 } // namespace v8 | 3039 } // namespace v8 |
3037 #endif // V8_TARGET_ARCH_S390 | 3040 #endif // V8_TARGET_ARCH_S390 |
OLD | NEW |