Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1735)

Side by Side Diff: test/cctest/wasm/test-run-wasm-64.cc

Issue 1778893004: [wasm] Implementation of Word32PairShr and Word32PairSar on arm. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@pair-shl-test
Patch Set: Rebase. Created 4 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/arm/instruction-selector-arm.cc ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2015 the V8 project authors. All rights reserved. 1 // Copyright 2015 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #include <stdint.h> 5 #include <stdint.h>
6 #include <stdlib.h> 6 #include <stdlib.h>
7 #include <string.h> 7 #include <string.h>
8 8
9 #include "src/wasm/wasm-macro-gen.h" 9 #include "src/wasm/wasm-macro-gen.h"
10 10
(...skipping 21 matching lines...) Expand all
32 #else 32 #else
33 #define MIPS_OR_X87 false 33 #define MIPS_OR_X87 false
34 #endif 34 #endif
35 35
36 #if V8_TARGET_ARCH_MIPS || V8_TARGET_ARCH_X87 || V8_TARGET_ARCH_ARM 36 #if V8_TARGET_ARCH_MIPS || V8_TARGET_ARCH_X87 || V8_TARGET_ARCH_ARM
37 #define MIPS_OR_ARM_OR_X87 true 37 #define MIPS_OR_ARM_OR_X87 true
38 #else 38 #else
39 #define MIPS_OR_ARM_OR_X87 false 39 #define MIPS_OR_ARM_OR_X87 false
40 #endif 40 #endif
41 41
42 #define FOREACH_I64_OPERATOR(V) \ 42 #define FOREACH_I64_OPERATOR(V) \
43 V(DepthFirst, true) \ 43 V(DepthFirst, true) \
44 V(I64Const, true) \ 44 V(I64Const, true) \
45 V(I64Return, true) \ 45 V(I64Return, true) \
46 V(I64Param, true) \ 46 V(I64Param, true) \
47 V(I64LoadStore, true) \ 47 V(I64LoadStore, true) \
48 V(I64Add, true) \ 48 V(I64Add, true) \
49 V(I64Sub, false) \ 49 V(I64Sub, false) \
50 V(I64Mul, false) \ 50 V(I64Mul, false) \
51 V(I64DivS, true) \ 51 V(I64DivS, true) \
52 V(I64DivU, true) \ 52 V(I64DivU, true) \
53 V(I64RemS, true) \ 53 V(I64RemS, true) \
54 V(I64RemU, true) \ 54 V(I64RemU, true) \
55 V(I64And, true) \ 55 V(I64And, true) \
56 V(I64Ior, true) \ 56 V(I64Ior, true) \
57 V(I64Xor, true) \ 57 V(I64Xor, true) \
58 V(I64Shl, !MIPS_OR_X87) \ 58 V(I64Shl, !MIPS_OR_X87) \
59 V(I64ShrU, !MIPS_OR_ARM_OR_X87) \ 59 V(I64ShrU, !MIPS_OR_X87) \
60 V(I64ShrS, !MIPS_OR_ARM_OR_X87) \ 60 V(I64ShrS, !MIPS_OR_X87) \
61 V(I64Eq, true) \ 61 V(I64Eq, true) \
62 V(I64Ne, true) \ 62 V(I64Ne, true) \
63 V(I64LtS, true) \ 63 V(I64LtS, true) \
64 V(I64LeS, true) \ 64 V(I64LeS, true) \
65 V(I64LtU, true) \ 65 V(I64LtU, true) \
66 V(I64LeU, true) \ 66 V(I64LeU, true) \
67 V(I64GtS, true) \ 67 V(I64GtS, true) \
68 V(I64GeS, true) \ 68 V(I64GeS, true) \
69 V(I64GtU, true) \ 69 V(I64GtU, true) \
70 V(I64GeU, true) \ 70 V(I64GeU, true) \
71 V(I64Clz, false) \ 71 V(I64Clz, false) \
72 V(I64Ctz, false) \ 72 V(I64Ctz, false) \
73 V(I64Popcnt, false) \ 73 V(I64Popcnt, false) \
74 V(I32ConvertI64, true) \ 74 V(I32ConvertI64, true) \
75 V(I64SConvertF32, false) \ 75 V(I64SConvertF32, false) \
76 V(I64SConvertF64, false) \ 76 V(I64SConvertF64, false) \
77 V(I64UConvertF32, false) \ 77 V(I64UConvertF32, false) \
78 V(I64UConvertF64, false) \ 78 V(I64UConvertF64, false) \
79 V(I64SConvertI32, true) \ 79 V(I64SConvertI32, true) \
80 V(I64UConvertI32, true) \ 80 V(I64UConvertI32, true) \
81 V(F32SConvertI64, true) \ 81 V(F32SConvertI64, true) \
82 V(F32UConvertI64, true) \ 82 V(F32UConvertI64, true) \
83 V(F64SConvertI64, true) \ 83 V(F64SConvertI64, true) \
84 V(F64UConvertI64, true) \ 84 V(F64UConvertI64, true) \
85 V(F64ReinterpretI64, false) \ 85 V(F64ReinterpretI64, false) \
86 V(I64ReinterpretF64, false) \ 86 V(I64ReinterpretF64, false) \
87 V(I64Ror, false) \ 87 V(I64Ror, false) \
88 V(I64Rol, false) 88 V(I64Rol, false)
89 89
90 #define DECLARE_CONST(name, cond) static const bool kSupported_##name = cond; 90 #define DECLARE_CONST(name, cond) static const bool kSupported_##name = cond;
91 FOREACH_I64_OPERATOR(DECLARE_CONST) 91 FOREACH_I64_OPERATOR(DECLARE_CONST)
92 #undef DECLARE_CONST 92 #undef DECLARE_CONST
93 93
94 #define REQUIRE(name) \ 94 #define REQUIRE(name) \
95 if (!WASM_64 && !kSupported_##name) return 95 if (!WASM_64 && !kSupported_##name) return
96 96
97 TEST(Run_Wasm_I64Const) { 97 TEST(Run_Wasm_I64Const) {
(...skipping 1184 matching lines...) Expand 10 before | Expand all | Expand 10 after
1282 REQUIRE(I64Eq); 1282 REQUIRE(I64Eq);
1283 1283
1284 WasmRunner<int32_t> r(MachineType::Int64()); 1284 WasmRunner<int32_t> r(MachineType::Int64());
1285 BUILD(r, WASM_I64_EQZ(WASM_GET_LOCAL(0))); 1285 BUILD(r, WASM_I64_EQZ(WASM_GET_LOCAL(0)));
1286 1286
1287 FOR_INT64_INPUTS(i) { 1287 FOR_INT64_INPUTS(i) {
1288 int32_t result = *i == 0 ? 1 : 0; 1288 int32_t result = *i == 0 ? 1 : 0;
1289 CHECK_EQ(result, r.Call(*i)); 1289 CHECK_EQ(result, r.Call(*i));
1290 } 1290 }
1291 } 1291 }
OLDNEW
« no previous file with comments | « src/compiler/arm/instruction-selector-arm.cc ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698