Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(494)

Side by Side Diff: src/ia32/assembler-ia32.h

Issue 1768233002: [wasm] Int64Lowering of I64ShrU and I64ShrS on ia32. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Rebase. Created 4 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/x87/instruction-selector-x87.cc ('k') | src/ia32/assembler-ia32.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 720 matching lines...) Expand 10 before | Expand all | Expand 10 after
731 void ror_cl(Register dst) { ror_cl(Operand(dst)); } 731 void ror_cl(Register dst) { ror_cl(Operand(dst)); }
732 void ror_cl(const Operand& dst); 732 void ror_cl(const Operand& dst);
733 733
734 void sar(Register dst, uint8_t imm8) { sar(Operand(dst), imm8); } 734 void sar(Register dst, uint8_t imm8) { sar(Operand(dst), imm8); }
735 void sar(const Operand& dst, uint8_t imm8); 735 void sar(const Operand& dst, uint8_t imm8);
736 void sar_cl(Register dst) { sar_cl(Operand(dst)); } 736 void sar_cl(Register dst) { sar_cl(Operand(dst)); }
737 void sar_cl(const Operand& dst); 737 void sar_cl(const Operand& dst);
738 738
739 void sbb(Register dst, const Operand& src); 739 void sbb(Register dst, const Operand& src);
740 740
741 void shld(Register dst, Register src, uint8_t shift);
742 void shld_cl(Register dst, Register src);
743
744 void shl(Register dst, uint8_t imm8) { shl(Operand(dst), imm8); } 741 void shl(Register dst, uint8_t imm8) { shl(Operand(dst), imm8); }
745 void shl(const Operand& dst, uint8_t imm8); 742 void shl(const Operand& dst, uint8_t imm8);
746 void shl_cl(Register dst) { shl_cl(Operand(dst)); } 743 void shl_cl(Register dst) { shl_cl(Operand(dst)); }
747 void shl_cl(const Operand& dst); 744 void shl_cl(const Operand& dst);
748 745 void shld(Register dst, Register src, uint8_t shift);
749 void shrd(Register dst, Register src) { shrd(dst, Operand(src)); } 746 void shld_cl(Register dst, Register src);
750 void shrd(Register dst, const Operand& src);
751 747
752 void shr(Register dst, uint8_t imm8) { shr(Operand(dst), imm8); } 748 void shr(Register dst, uint8_t imm8) { shr(Operand(dst), imm8); }
753 void shr(const Operand& dst, uint8_t imm8); 749 void shr(const Operand& dst, uint8_t imm8);
754 void shr_cl(Register dst) { shr_cl(Operand(dst)); } 750 void shr_cl(Register dst) { shr_cl(Operand(dst)); }
755 void shr_cl(const Operand& dst); 751 void shr_cl(const Operand& dst);
752 void shrd(Register dst, Register src, uint8_t shift);
753 void shrd_cl(Register dst, Register src) { shrd_cl(Operand(dst), src); }
754 void shrd_cl(const Operand& dst, Register src);
756 755
757 void sub(Register dst, const Immediate& imm) { sub(Operand(dst), imm); } 756 void sub(Register dst, const Immediate& imm) { sub(Operand(dst), imm); }
758 void sub(const Operand& dst, const Immediate& x); 757 void sub(const Operand& dst, const Immediate& x);
759 void sub(Register dst, Register src) { sub(dst, Operand(src)); } 758 void sub(Register dst, Register src) { sub(dst, Operand(src)); }
760 void sub(Register dst, const Operand& src); 759 void sub(Register dst, const Operand& src);
761 void sub(const Operand& dst, Register src); 760 void sub(const Operand& dst, Register src);
762 761
763 void test(Register reg, const Immediate& imm); 762 void test(Register reg, const Immediate& imm);
764 void test(Register reg0, Register reg1) { test(reg0, Operand(reg1)); } 763 void test(Register reg0, Register reg1) { test(reg0, Operand(reg1)); }
765 void test(Register reg, const Operand& op); 764 void test(Register reg, const Operand& op);
(...skipping 807 matching lines...) Expand 10 before | Expand all | Expand 10 after
1573 Assembler* assembler_; 1572 Assembler* assembler_;
1574 #ifdef DEBUG 1573 #ifdef DEBUG
1575 int space_before_; 1574 int space_before_;
1576 #endif 1575 #endif
1577 }; 1576 };
1578 1577
1579 } // namespace internal 1578 } // namespace internal
1580 } // namespace v8 1579 } // namespace v8
1581 1580
1582 #endif // V8_IA32_ASSEMBLER_IA32_H_ 1581 #endif // V8_IA32_ASSEMBLER_IA32_H_
OLDNEW
« no previous file with comments | « src/compiler/x87/instruction-selector-x87.cc ('k') | src/ia32/assembler-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698