| OLD | NEW |
| 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
| 2 // All Rights Reserved. | 2 // All Rights Reserved. |
| 3 // | 3 // |
| 4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
| 5 // modification, are permitted provided that the following conditions are | 5 // modification, are permitted provided that the following conditions are |
| 6 // met: | 6 // met: |
| 7 // | 7 // |
| 8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
| 9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
| 10 // | 10 // |
| (...skipping 720 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 731 void ror_cl(Register dst) { ror_cl(Operand(dst)); } | 731 void ror_cl(Register dst) { ror_cl(Operand(dst)); } |
| 732 void ror_cl(const Operand& dst); | 732 void ror_cl(const Operand& dst); |
| 733 | 733 |
| 734 void sar(Register dst, uint8_t imm8) { sar(Operand(dst), imm8); } | 734 void sar(Register dst, uint8_t imm8) { sar(Operand(dst), imm8); } |
| 735 void sar(const Operand& dst, uint8_t imm8); | 735 void sar(const Operand& dst, uint8_t imm8); |
| 736 void sar_cl(Register dst) { sar_cl(Operand(dst)); } | 736 void sar_cl(Register dst) { sar_cl(Operand(dst)); } |
| 737 void sar_cl(const Operand& dst); | 737 void sar_cl(const Operand& dst); |
| 738 | 738 |
| 739 void sbb(Register dst, const Operand& src); | 739 void sbb(Register dst, const Operand& src); |
| 740 | 740 |
| 741 void shld(Register dst, Register src) { shld(dst, Operand(src)); } | 741 void shld(Register dst, Register src, uint8_t shift); |
| 742 void shld(Register dst, const Operand& src); | 742 void shld_cl(Register dst, Register src); |
| 743 | 743 |
| 744 void shl(Register dst, uint8_t imm8) { shl(Operand(dst), imm8); } | 744 void shl(Register dst, uint8_t imm8) { shl(Operand(dst), imm8); } |
| 745 void shl(const Operand& dst, uint8_t imm8); | 745 void shl(const Operand& dst, uint8_t imm8); |
| 746 void shl_cl(Register dst) { shl_cl(Operand(dst)); } | 746 void shl_cl(Register dst) { shl_cl(Operand(dst)); } |
| 747 void shl_cl(const Operand& dst); | 747 void shl_cl(const Operand& dst); |
| 748 | 748 |
| 749 void shrd(Register dst, Register src) { shrd(dst, Operand(src)); } | 749 void shrd(Register dst, Register src) { shrd(dst, Operand(src)); } |
| 750 void shrd(Register dst, const Operand& src); | 750 void shrd(Register dst, const Operand& src); |
| 751 | 751 |
| 752 void shr(Register dst, uint8_t imm8) { shr(Operand(dst), imm8); } | 752 void shr(Register dst, uint8_t imm8) { shr(Operand(dst), imm8); } |
| (...skipping 820 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1573 Assembler* assembler_; | 1573 Assembler* assembler_; |
| 1574 #ifdef DEBUG | 1574 #ifdef DEBUG |
| 1575 int space_before_; | 1575 int space_before_; |
| 1576 #endif | 1576 #endif |
| 1577 }; | 1577 }; |
| 1578 | 1578 |
| 1579 } // namespace internal | 1579 } // namespace internal |
| 1580 } // namespace v8 | 1580 } // namespace v8 |
| 1581 | 1581 |
| 1582 #endif // V8_IA32_ASSEMBLER_IA32_H_ | 1582 #endif // V8_IA32_ASSEMBLER_IA32_H_ |
| OLD | NEW |