| OLD | NEW |
| 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// | 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// |
| 2 // | 2 // |
| 3 // The Subzero Code Generator | 3 // The Subzero Code Generator |
| 4 // | 4 // |
| 5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
| 6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
| 7 // | 7 // |
| 8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
| 9 /// | 9 /// |
| 10 /// \file | 10 /// \file |
| (...skipping 786 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 797 } | 797 } |
| 798 if (isVectorType(Dest->getType())) { | 798 if (isVectorType(Dest->getType())) { |
| 799 UnimplementedLoweringError(this, Instr); | 799 UnimplementedLoweringError(this, Instr); |
| 800 } else { | 800 } else { |
| 801 _mov(Dest, SrcR); | 801 _mov(Dest, SrcR); |
| 802 } | 802 } |
| 803 } | 803 } |
| 804 } | 804 } |
| 805 | 805 |
| 806 void TargetMIPS32::lowerBr(const InstBr *Instr) { | 806 void TargetMIPS32::lowerBr(const InstBr *Instr) { |
| 807 if (Instr->isUnconditional()) { |
| 808 _br(Instr->getTargetUnconditional()); |
| 809 return; |
| 810 } |
| 807 UnimplementedLoweringError(this, Instr); | 811 UnimplementedLoweringError(this, Instr); |
| 808 } | 812 } |
| 809 | 813 |
| 810 void TargetMIPS32::lowerCall(const InstCall *Instr) { | 814 void TargetMIPS32::lowerCall(const InstCall *Instr) { |
| 811 // TODO(rkotler): assign arguments to registers and stack. Also reserve stack. | 815 // TODO(rkotler): assign arguments to registers and stack. Also reserve stack. |
| 812 if (Instr->getNumArgs()) { | 816 if (Instr->getNumArgs()) { |
| 813 UnimplementedLoweringError(this, Instr); | 817 UnimplementedLoweringError(this, Instr); |
| 814 return; | 818 return; |
| 815 } | 819 } |
| 816 // Generate the call instruction. Assign its result to a temporary with high | 820 // Generate the call instruction. Assign its result to a temporary with high |
| (...skipping 494 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1311 Str << "\t.set\t" | 1315 Str << "\t.set\t" |
| 1312 << "nomips16\n"; | 1316 << "nomips16\n"; |
| 1313 } | 1317 } |
| 1314 | 1318 |
| 1315 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[RCMIPS32_NUM]; | 1319 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[RCMIPS32_NUM]; |
| 1316 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSetUnfiltered[RCMIPS32_NUM]; | 1320 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSetUnfiltered[RCMIPS32_NUM]; |
| 1317 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; | 1321 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; |
| 1318 | 1322 |
| 1319 } // end of namespace MIPS32 | 1323 } // end of namespace MIPS32 |
| 1320 } // end of namespace Ice | 1324 } // end of namespace Ice |
| OLD | NEW |