Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(403)

Side by Side Diff: src/IceTargetLoweringMIPS32.h

Issue 1724643002: Subzero: Basic unconditional branch for Mips. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 129 matching lines...) Expand 10 before | Expand all | Expand 10 after
140 } 140 }
141 141
142 void _addu(Variable *Dest, Variable *Src0, Variable *Src1) { 142 void _addu(Variable *Dest, Variable *Src0, Variable *Src1) {
143 Context.insert<InstMIPS32Addu>(Dest, Src0, Src1); 143 Context.insert<InstMIPS32Addu>(Dest, Src0, Src1);
144 } 144 }
145 145
146 void _and(Variable *Dest, Variable *Src0, Variable *Src1) { 146 void _and(Variable *Dest, Variable *Src0, Variable *Src1) {
147 Context.insert<InstMIPS32And>(Dest, Src0, Src1); 147 Context.insert<InstMIPS32And>(Dest, Src0, Src1);
148 } 148 }
149 149
150 void _br(CfgNode *Target) { Context.insert<InstMIPS32Br>(Target); }
151
150 void _ret(Variable *RA, Variable *Src0 = nullptr) { 152 void _ret(Variable *RA, Variable *Src0 = nullptr) {
151 Context.insert<InstMIPS32Ret>(RA, Src0); 153 Context.insert<InstMIPS32Ret>(RA, Src0);
152 } 154 }
153 155
154 void _addiu(Variable *Dest, Variable *Src, uint32_t Imm) { 156 void _addiu(Variable *Dest, Variable *Src, uint32_t Imm) {
155 Context.insert<InstMIPS32Addiu>(Dest, Src, Imm); 157 Context.insert<InstMIPS32Addiu>(Dest, Src, Imm);
156 } 158 }
157 159
158 void _lui(Variable *Dest, uint32_t Imm) { 160 void _lui(Variable *Dest, uint32_t Imm) {
159 Context.insert<InstMIPS32Lui>(Dest, Imm); 161 Context.insert<InstMIPS32Lui>(Dest, Imm);
(...skipping 202 matching lines...) Expand 10 before | Expand all | Expand 10 after
362 explicit TargetHeaderMIPS32(GlobalContext *Ctx); 364 explicit TargetHeaderMIPS32(GlobalContext *Ctx);
363 365
364 private: 366 private:
365 ~TargetHeaderMIPS32() = default; 367 ~TargetHeaderMIPS32() = default;
366 }; 368 };
367 369
368 } // end of namespace MIPS32 370 } // end of namespace MIPS32
369 } // end of namespace Ice 371 } // end of namespace Ice
370 372
371 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H 373 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698