Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(909)

Side by Side Diff: src/IceTargetLoweringMIPS32.h

Issue 1716483003: Subzero: implement 64 bit multiply in mips32 (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: changes suggested by stichnot Created 4 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceRegistersMIPS32.h ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 157 matching lines...) Expand 10 before | Expand all | Expand 10 after
168 auto *Instr = Context.insert<InstMIPS32Mov>(Dest, Src0); 168 auto *Instr = Context.insert<InstMIPS32Mov>(Dest, Src0);
169 if (Instr->isMultiDest()) { 169 if (Instr->isMultiDest()) {
170 // If Instr is multi-dest, then Dest must be a Variable64On32. We add a 170 // If Instr is multi-dest, then Dest must be a Variable64On32. We add a
171 // fake-def for Instr.DestHi here. 171 // fake-def for Instr.DestHi here.
172 assert(llvm::isa<Variable64On32>(Dest)); 172 assert(llvm::isa<Variable64On32>(Dest));
173 Context.insert<InstFakeDef>(Instr->getDestHi()); 173 Context.insert<InstFakeDef>(Instr->getDestHi());
174 } 174 }
175 } 175 }
176 } 176 }
177 177
178 void _mfhi(Variable *Dest, Operand *Src) {
179 Context.insert<InstMIPS32Mfhi>(Dest, Src);
180 }
181
182 void _mflo(Variable *Dest, Operand *Src) {
183 Context.insert<InstMIPS32Mflo>(Dest, Src);
184 }
185
186 void _mthi(Variable *Dest, Operand *Src) {
187 Context.insert<InstMIPS32Mthi>(Dest, Src);
188 }
189
190 void _mtlo(Variable *Dest, Operand *Src) {
191 Context.insert<InstMIPS32Mtlo>(Dest, Src);
192 }
193
178 void _mul(Variable *Dest, Variable *Src0, Variable *Src1) { 194 void _mul(Variable *Dest, Variable *Src0, Variable *Src1) {
179 Context.insert<InstMIPS32Mul>(Dest, Src0, Src1); 195 Context.insert<InstMIPS32Mul>(Dest, Src0, Src1);
180 } 196 }
181 197
198 void _mult(Variable *Dest, Variable *Src0, Variable *Src1) {
199 Context.insert<InstMIPS32Mult>(Dest, Src0, Src1);
200 }
201
202 void _multu(Variable *Dest, Variable *Src0, Variable *Src1) {
203 Context.insert<InstMIPS32Multu>(Dest, Src0, Src1);
204 }
205
182 void _or(Variable *Dest, Variable *Src0, Variable *Src1) { 206 void _or(Variable *Dest, Variable *Src0, Variable *Src1) {
183 Context.insert<InstMIPS32Or>(Dest, Src0, Src1); 207 Context.insert<InstMIPS32Or>(Dest, Src0, Src1);
184 } 208 }
185 209
186 void _ori(Variable *Dest, Variable *Src, uint32_t Imm) { 210 void _ori(Variable *Dest, Variable *Src, uint32_t Imm) {
187 Context.insert<InstMIPS32Ori>(Dest, Src, Imm); 211 Context.insert<InstMIPS32Ori>(Dest, Src, Imm);
188 } 212 }
189 213
190 void _sub(Variable *Dest, Variable *Src0, Variable *Src1) { 214 void _sub(Variable *Dest, Variable *Src0, Variable *Src1) {
191 Context.insert<InstMIPS32Sub>(Dest, Src0, Src1); 215 Context.insert<InstMIPS32Sub>(Dest, Src0, Src1);
(...skipping 146 matching lines...) Expand 10 before | Expand all | Expand 10 after
338 explicit TargetHeaderMIPS32(GlobalContext *Ctx); 362 explicit TargetHeaderMIPS32(GlobalContext *Ctx);
339 363
340 private: 364 private:
341 ~TargetHeaderMIPS32() = default; 365 ~TargetHeaderMIPS32() = default;
342 }; 366 };
343 367
344 } // end of namespace MIPS32 368 } // end of namespace MIPS32
345 } // end of namespace Ice 369 } // end of namespace Ice
346 370
347 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H 371 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H
OLDNEW
« no previous file with comments | « src/IceRegistersMIPS32.h ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698