Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(17)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/compiler/instruction-codes.h

Issue 1702423002: [turbofan] Further fixing ES6 tail call elimination in Turbofan. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@tco-turbo
Patch Set: Addressing comments Created 4 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/compiler/ia32/instruction-selector-ia32.cc ('k') | src/compiler/instruction-scheduler.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_ 5 #ifndef V8_COMPILER_INSTRUCTION_CODES_H_
6 #define V8_COMPILER_INSTRUCTION_CODES_H_ 6 #define V8_COMPILER_INSTRUCTION_CODES_H_
7 7
8 #include <iosfwd> 8 #include <iosfwd>
9 9
10 #if V8_TARGET_ARCH_ARM 10 #if V8_TARGET_ARCH_ARM
(...skipping 21 matching lines...) Expand all
32 namespace v8 { 32 namespace v8 {
33 namespace internal { 33 namespace internal {
34 namespace compiler { 34 namespace compiler {
35 35
36 // Modes for ArchStoreWithWriteBarrier below. 36 // Modes for ArchStoreWithWriteBarrier below.
37 enum class RecordWriteMode { kValueIsMap, kValueIsPointer, kValueIsAny }; 37 enum class RecordWriteMode { kValueIsMap, kValueIsPointer, kValueIsAny };
38 38
39 39
40 // Target-specific opcodes that specify which assembly sequence to emit. 40 // Target-specific opcodes that specify which assembly sequence to emit.
41 // Most opcodes specify a single instruction. 41 // Most opcodes specify a single instruction.
42 #define COMMON_ARCH_OPCODE_LIST(V) \ 42 #define COMMON_ARCH_OPCODE_LIST(V) \
43 V(ArchCallCodeObject) \ 43 V(ArchCallCodeObject) \
44 V(ArchTailCallCodeObject) \ 44 V(ArchTailCallCodeObjectFromJSFunction) \
45 V(ArchCallJSFunction) \ 45 V(ArchTailCallCodeObject) \
46 V(ArchTailCallJSFunction) \ 46 V(ArchCallJSFunction) \
47 V(ArchPrepareCallCFunction) \ 47 V(ArchTailCallJSFunctionFromJSFunction) \
48 V(ArchCallCFunction) \ 48 V(ArchTailCallJSFunction) \
49 V(ArchPrepareTailCall) \ 49 V(ArchPrepareCallCFunction) \
50 V(ArchJmp) \ 50 V(ArchCallCFunction) \
51 V(ArchLookupSwitch) \ 51 V(ArchPrepareTailCall) \
52 V(ArchTableSwitch) \ 52 V(ArchJmp) \
53 V(ArchNop) \ 53 V(ArchLookupSwitch) \
54 V(ArchThrowTerminator) \ 54 V(ArchTableSwitch) \
55 V(ArchDeoptimize) \ 55 V(ArchNop) \
56 V(ArchRet) \ 56 V(ArchThrowTerminator) \
57 V(ArchStackPointer) \ 57 V(ArchDeoptimize) \
58 V(ArchFramePointer) \ 58 V(ArchRet) \
59 V(ArchParentFramePointer) \ 59 V(ArchStackPointer) \
60 V(ArchTruncateDoubleToI) \ 60 V(ArchFramePointer) \
61 V(ArchStoreWithWriteBarrier) \ 61 V(ArchParentFramePointer) \
62 V(CheckedLoadInt8) \ 62 V(ArchTruncateDoubleToI) \
63 V(CheckedLoadUint8) \ 63 V(ArchStoreWithWriteBarrier) \
64 V(CheckedLoadInt16) \ 64 V(CheckedLoadInt8) \
65 V(CheckedLoadUint16) \ 65 V(CheckedLoadUint8) \
66 V(CheckedLoadWord32) \ 66 V(CheckedLoadInt16) \
67 V(CheckedLoadWord64) \ 67 V(CheckedLoadUint16) \
68 V(CheckedLoadFloat32) \ 68 V(CheckedLoadWord32) \
69 V(CheckedLoadFloat64) \ 69 V(CheckedLoadWord64) \
70 V(CheckedStoreWord8) \ 70 V(CheckedLoadFloat32) \
71 V(CheckedStoreWord16) \ 71 V(CheckedLoadFloat64) \
72 V(CheckedStoreWord32) \ 72 V(CheckedStoreWord8) \
73 V(CheckedStoreWord64) \ 73 V(CheckedStoreWord16) \
74 V(CheckedStoreFloat32) \ 74 V(CheckedStoreWord32) \
75 V(CheckedStoreFloat64) \ 75 V(CheckedStoreWord64) \
76 V(CheckedStoreFloat32) \
77 V(CheckedStoreFloat64) \
76 V(ArchStackSlot) 78 V(ArchStackSlot)
77 79
78 #define ARCH_OPCODE_LIST(V) \ 80 #define ARCH_OPCODE_LIST(V) \
79 COMMON_ARCH_OPCODE_LIST(V) \ 81 COMMON_ARCH_OPCODE_LIST(V) \
80 TARGET_ARCH_OPCODE_LIST(V) 82 TARGET_ARCH_OPCODE_LIST(V)
81 83
82 enum ArchOpcode { 84 enum ArchOpcode {
83 #define DECLARE_ARCH_OPCODE(Name) k##Name, 85 #define DECLARE_ARCH_OPCODE(Name) k##Name,
84 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE) 86 ARCH_OPCODE_LIST(DECLARE_ARCH_OPCODE)
85 #undef DECLARE_ARCH_OPCODE 87 #undef DECLARE_ARCH_OPCODE
(...skipping 81 matching lines...) Expand 10 before | Expand all | Expand 10 after
167 typedef BitField<AddressingMode, 8, 5> AddressingModeField; 169 typedef BitField<AddressingMode, 8, 5> AddressingModeField;
168 typedef BitField<FlagsMode, 13, 2> FlagsModeField; 170 typedef BitField<FlagsMode, 13, 2> FlagsModeField;
169 typedef BitField<FlagsCondition, 15, 5> FlagsConditionField; 171 typedef BitField<FlagsCondition, 15, 5> FlagsConditionField;
170 typedef BitField<int, 20, 12> MiscField; 172 typedef BitField<int, 20, 12> MiscField;
171 173
172 } // namespace compiler 174 } // namespace compiler
173 } // namespace internal 175 } // namespace internal
174 } // namespace v8 176 } // namespace v8
175 177
176 #endif // V8_COMPILER_INSTRUCTION_CODES_H_ 178 #endif // V8_COMPILER_INSTRUCTION_CODES_H_
OLDNEW
« no previous file with comments | « src/compiler/ia32/instruction-selector-ia32.cc ('k') | src/compiler/instruction-scheduler.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698