Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(10)

Side by Side Diff: src/IceTargetLoweringARM32.cpp

Issue 1697263007: Add fabs(<4 x float>) to the integrated ARM assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 4 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceInstARM32.cpp ('k') | tests_lit/assembler/arm32/vabs-vec.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringARM32.cpp - ARM32 lowering ------------===// 1 //===- subzero/src/IceTargetLoweringARM32.cpp - ARM32 lowering ------------===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 4926 matching lines...) Expand 10 before | Expand all | Expand 10 after
4937 Variable *T = makeReg(IceType_i32); 4937 Variable *T = makeReg(IceType_i32);
4938 _rbit(T, ValLoR); 4938 _rbit(T, ValLoR);
4939 ValLoR = T; 4939 ValLoR = T;
4940 } 4940 }
4941 lowerCLZ(Dest, ValLoR, ValHiR); 4941 lowerCLZ(Dest, ValLoR, ValHiR);
4942 return; 4942 return;
4943 } 4943 }
4944 case Intrinsics::Fabs: { 4944 case Intrinsics::Fabs: {
4945 Type DestTy = Dest->getType(); 4945 Type DestTy = Dest->getType();
4946 Variable *T = makeReg(DestTy); 4946 Variable *T = makeReg(DestTy);
4947 if (isVectorType(DestTy)) {
4948 UnimplementedLoweringError(this, Instr);
4949 return;
4950 }
4951 _vabs(T, legalizeToReg(Instr->getArg(0))); 4947 _vabs(T, legalizeToReg(Instr->getArg(0)));
4952 _mov(Dest, T); 4948 _mov(Dest, T);
4953 return; 4949 return;
4954 } 4950 }
4955 case Intrinsics::Longjmp: { 4951 case Intrinsics::Longjmp: {
4956 llvm::report_fatal_error("longjmp should have been prelowered."); 4952 llvm::report_fatal_error("longjmp should have been prelowered.");
4957 } 4953 }
4958 case Intrinsics::Memcpy: { 4954 case Intrinsics::Memcpy: {
4959 llvm::report_fatal_error("memcpy should have been prelowered."); 4955 llvm::report_fatal_error("memcpy should have been prelowered.");
4960 } 4956 }
(...skipping 1817 matching lines...) Expand 10 before | Expand all | Expand 10 after
6778 Str << ".eabi_attribute 14, 3 @ Tag_ABI_PCS_R9_use: Not used\n"; 6774 Str << ".eabi_attribute 14, 3 @ Tag_ABI_PCS_R9_use: Not used\n";
6779 } 6775 }
6780 6776
6781 llvm::SmallBitVector TargetARM32::TypeToRegisterSet[RegARM32::RCARM32_NUM]; 6777 llvm::SmallBitVector TargetARM32::TypeToRegisterSet[RegARM32::RCARM32_NUM];
6782 llvm::SmallBitVector 6778 llvm::SmallBitVector
6783 TargetARM32::TypeToRegisterSetUnfiltered[RegARM32::RCARM32_NUM]; 6779 TargetARM32::TypeToRegisterSetUnfiltered[RegARM32::RCARM32_NUM];
6784 llvm::SmallBitVector TargetARM32::RegisterAliases[RegARM32::Reg_NUM]; 6780 llvm::SmallBitVector TargetARM32::RegisterAliases[RegARM32::Reg_NUM];
6785 6781
6786 } // end of namespace ARM32 6782 } // end of namespace ARM32
6787 } // end of namespace Ice 6783 } // end of namespace Ice
OLDNEW
« no previous file with comments | « src/IceInstARM32.cpp ('k') | tests_lit/assembler/arm32/vabs-vec.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698