| OLD | NEW |
| 1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 5 #ifndef V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 6 #define V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| 7 | 7 |
| 8 namespace v8 { | 8 namespace v8 { |
| 9 namespace internal { | 9 namespace internal { |
| 10 namespace compiler { | 10 namespace compiler { |
| (...skipping 66 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 77 V(PPC_ExtendSignWord16) \ | 77 V(PPC_ExtendSignWord16) \ |
| 78 V(PPC_ExtendSignWord32) \ | 78 V(PPC_ExtendSignWord32) \ |
| 79 V(PPC_Uint32ToUint64) \ | 79 V(PPC_Uint32ToUint64) \ |
| 80 V(PPC_Int64ToInt32) \ | 80 V(PPC_Int64ToInt32) \ |
| 81 V(PPC_Int64ToFloat32) \ | 81 V(PPC_Int64ToFloat32) \ |
| 82 V(PPC_Int64ToDouble) \ | 82 V(PPC_Int64ToDouble) \ |
| 83 V(PPC_Uint64ToFloat32) \ | 83 V(PPC_Uint64ToFloat32) \ |
| 84 V(PPC_Uint64ToDouble) \ | 84 V(PPC_Uint64ToDouble) \ |
| 85 V(PPC_Int32ToFloat32) \ | 85 V(PPC_Int32ToFloat32) \ |
| 86 V(PPC_Int32ToDouble) \ | 86 V(PPC_Int32ToDouble) \ |
| 87 V(PPC_Uint32ToFloat32) \ |
| 87 V(PPC_Uint32ToDouble) \ | 88 V(PPC_Uint32ToDouble) \ |
| 88 V(PPC_Float32ToDouble) \ | 89 V(PPC_Float32ToDouble) \ |
| 89 V(PPC_DoubleToInt32) \ | 90 V(PPC_DoubleToInt32) \ |
| 90 V(PPC_DoubleToUint32) \ | 91 V(PPC_DoubleToUint32) \ |
| 91 V(PPC_DoubleToInt64) \ | 92 V(PPC_DoubleToInt64) \ |
| 92 V(PPC_DoubleToUint64) \ | 93 V(PPC_DoubleToUint64) \ |
| 93 V(PPC_DoubleToFloat32) \ | 94 V(PPC_DoubleToFloat32) \ |
| 94 V(PPC_DoubleExtractLowWord32) \ | 95 V(PPC_DoubleExtractLowWord32) \ |
| 95 V(PPC_DoubleExtractHighWord32) \ | 96 V(PPC_DoubleExtractHighWord32) \ |
| 96 V(PPC_DoubleInsertLowWord32) \ | 97 V(PPC_DoubleInsertLowWord32) \ |
| (...skipping 11 matching lines...) Expand all Loading... |
| 108 V(PPC_LoadWord64) \ | 109 V(PPC_LoadWord64) \ |
| 109 V(PPC_LoadFloat32) \ | 110 V(PPC_LoadFloat32) \ |
| 110 V(PPC_LoadDouble) \ | 111 V(PPC_LoadDouble) \ |
| 111 V(PPC_StoreWord8) \ | 112 V(PPC_StoreWord8) \ |
| 112 V(PPC_StoreWord16) \ | 113 V(PPC_StoreWord16) \ |
| 113 V(PPC_StoreWord32) \ | 114 V(PPC_StoreWord32) \ |
| 114 V(PPC_StoreWord64) \ | 115 V(PPC_StoreWord64) \ |
| 115 V(PPC_StoreFloat32) \ | 116 V(PPC_StoreFloat32) \ |
| 116 V(PPC_StoreDouble) | 117 V(PPC_StoreDouble) |
| 117 | 118 |
| 118 | |
| 119 // Addressing modes represent the "shape" of inputs to an instruction. | 119 // Addressing modes represent the "shape" of inputs to an instruction. |
| 120 // Many instructions support multiple addressing modes. Addressing modes | 120 // Many instructions support multiple addressing modes. Addressing modes |
| 121 // are encoded into the InstructionCode of the instruction and tell the | 121 // are encoded into the InstructionCode of the instruction and tell the |
| 122 // code generator after register allocation which assembler method to call. | 122 // code generator after register allocation which assembler method to call. |
| 123 // | 123 // |
| 124 // We use the following local notation for addressing modes: | 124 // We use the following local notation for addressing modes: |
| 125 // | 125 // |
| 126 // R = register | 126 // R = register |
| 127 // O = register or stack slot | 127 // O = register or stack slot |
| 128 // D = double register | 128 // D = double register |
| 129 // I = immediate (handle, external, int32) | 129 // I = immediate (handle, external, int32) |
| 130 // MRI = [register + immediate] | 130 // MRI = [register + immediate] |
| 131 // MRR = [register + register] | 131 // MRR = [register + register] |
| 132 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 132 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
| 133 V(MRI) /* [%r0 + K] */ \ | 133 V(MRI) /* [%r0 + K] */ \ |
| 134 V(MRR) /* [%r0 + %r1] */ | 134 V(MRR) /* [%r0 + %r1] */ |
| 135 | 135 |
| 136 } // namespace compiler | 136 } // namespace compiler |
| 137 } // namespace internal | 137 } // namespace internal |
| 138 } // namespace v8 | 138 } // namespace v8 |
| 139 | 139 |
| 140 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ | 140 #endif // V8_COMPILER_PPC_INSTRUCTION_CODES_PPC_H_ |
| OLD | NEW |