Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(8)

Side by Side Diff: tests_lit/assembler/arm32/vpush.ll

Issue 1645683003: Add vmov between floating point registers to ARM assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 4 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« src/IceInstARM32.cpp ('K') | « tests_lit/assembler/arm32/vmov-fp.ll ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; Show that we know how to translate vpush and vpop. 1 ; Show that we know how to translate vpush and vpop.
2 2
3 ; NOTE: We use -O2 because vpush/vpop only occur if optimized. Uses 3 ; NOTE: We use -O2 because vpush/vpop only occur if optimized. Uses
4 ; simple call with double parameters to cause the insertion of 4 ; simple call with double parameters to cause the insertion of
5 ; vpush/vpop. 5 ; vpush/vpop.
6 6
7 ; REQUIRES: allow_dump 7 ; REQUIRES: allow_dump
8 8
9 ; Compile using standalone assembler. 9 ; Compile using standalone assembler.
10 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -O2 \ 10 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -O2 -reg-use=d9,d10 \
11 ; RUN: | FileCheck %s --check-prefix=ASM 11 ; RUN: | FileCheck %s --check-prefix=ASM
12 12
13 ; Show bytes in assembled standalone code. 13 ; Show bytes in assembled standalone code.
14 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \ 14 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \
15 ; RUN: --args -O2 | FileCheck %s --check-prefix=DIS 15 ; RUN: --args -O2 -reg-use=d9,d10 \
16 ; RUN: | FileCheck %s --check-prefix=DIS
16 17
17 ; Compile using integrated assembler. 18 ; Compile using integrated assembler.
18 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -O2 \ 19 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -O2 -reg-use=d9,d10 \
19 ; RUN: | FileCheck %s --check-prefix=IASM 20 ; RUN: | FileCheck %s --check-prefix=IASM
20 21
21 ; Show bytes in assembled integrated code. 22 ; Show bytes in assembled integrated code.
22 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \ 23 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \
23 ; RUN: --args -O2 | FileCheck %s --check-prefix=DIS 24 ; RUN: --args -O2 -reg-use=d9,d10 \
25 ; RUN: | FileCheck %s --check-prefix=DIS
24 26
25 define internal double @testVpushVpop(double %v1, double %v2) { 27 define internal double @testVpushVpop(double %v1, double %v2) {
26 ; ASM-LABEL: testVpushVpop: 28 ; ASM-LABEL: testVpushVpop:
27 ; DIS-LABEL: 00000000 <testVpushVpop>: 29 ; DIS-LABEL: 00000000 <testVpushVpop>:
28 ; IASM-LABEL: testVpushVpop:
29 30
30 entry: 31 ; ASM: vpush {s18, s19, s20, s21}
31 ; ASM-NEXT: .LtestVpushVpop$entry: 32 ; DIS: 0: ed2d9a04
32 ; IASM-NEXT: .LtestVpushVpop$entry: 33 ; IASM-NOT: vpush
33
34 ; ASM-NEXT: vpush {s16, s17, s18, s19}
35 ; DIS-NEXT: 0: ed2d8a04
36 ; IASM-NEXT: .byte 0x4
37 ; IASM-NEXT: .byte 0x8a
38 ; IASM-NEXT: .byte 0x2d
39 ; IASM-NEXT: .byte 0xed
40
41 ; ASM-NEXT: push {lr}
42 ; DIS-NEXT: 4: e52de004
43 ; IASM-NEXT: .byte 0x4
44 ; IASM-NEXT: .byte 0xe0
45 ; IASM-NEXT: .byte 0x2d
46 ; IASM-NEXT: .byte 0xe5
47
48 ; ASM-NEXT: sub sp, sp, #12
49 ; DIS-NEXT: 8: e24dd00c
50 ; IASM-NEXT: .byte 0xc
51 ; IASM-NEXT: .byte 0xd0
52 ; IASM-NEXT: .byte 0x4d
53 ; IASM-NEXT: .byte 0xe2
54
55 ; ASM-NEXT: vmov.f64 d8, d0
56 ; DIS-NEXT: c: eeb08b40
57 ; IASM-NEXT: vmov.f64 d8, d0
58
59 ; ASM-NEXT: vmov.f64 d9, d1
60 ; DIS-NEXT: 10: eeb09b41
61 ; IASM-NEXT: vmov.f64 d9, d1
62 34
63 call void @foo() 35 call void @foo()
64
65 ; ASM-NEXT: bl foo
66 ; DIS-NEXT: 14: ebfffffe
67 ; IASM-NEXT: bl foo @ .word ebfffffe
68
69 %res = fadd double %v1, %v2 36 %res = fadd double %v1, %v2
70
71 ; ASM-NEXT: vadd.f64 d8, d8, d9
72 ; DIS-NEXT: 18: ee388b09
73 ; IASM-NEXT: .byte 0x9
74 ; IASM-NEXT: .byte 0x8b
75 ; IASM-NEXT: .byte 0x38
76 ; IASM-NEXT: .byte 0xee
77
78 ; ASM-NEXT: vmov.f64 d0, d8
79 ; DIS-NEXT: 1c: eeb00b48
80 ; IASM-NEXT: vmov.f64 d0, d8
81
82 ret double %res 37 ret double %res
83 38
84 ; ASM-NEXT: add sp, sp, #12 39 ; ASM: vpop {s18, s19, s20, s21}
85 ; DIS-NEXT: 20: e28dd00c 40 ; DIS: 28: ecbd9a04
86 ; IASM-NEXT: .byte 0xc 41 ; IASM-NOT: vpopd
87 ; IASM-NEXT: .byte 0xd0
88 ; IASM-NEXT: .byte 0x8d
89 ; IASM-NEXT: .byte 0xe2
90
91 ; ASM-NEXT: pop {lr}
92 ; ASM-NEXT: # lr = def.pseudo
93 ; DIS-NEXT: 24: e49de004
94 ; IASM-NEXT: .byte 0x4
95 ; IASM-NEXT: .byte 0xe0
96 ; IASM-NEXT: .byte 0x9d
97 ; IASM-NEXT: .byte 0xe4
98
99 ; ASM-NEXT: vpop {s16, s17, s18, s19}
100 ; ASM-NEXT: # s16 = def.pseudo
101 ; ASM-NEXT: # s17 = def.pseudo
102 ; ASM-NEXT: # s18 = def.pseudo
103 ; ASM-NEXT: # s19 = def.pseudo
104 ; DIS-NEXT: 28: ecbd8a04
105 ; IASM-NEXT: .byte 0x4
106 ; IASM-NEXT: .byte 0x8a
107 ; IASM-NEXT: .byte 0xbd
108 ; IASM-NEXT: .byte 0xec
109
110 ; ASM-NEXT: bx lr
111 ; DIS-NEXT: 2c: e12fff1e
112 ; IASM-NEXT: .byte 0x1e
113 ; IASM-NEXT: .byte 0xff
114 ; IASM-NEXT: .byte 0x2f
115 ; IASM-NEXT: .byte 0xe1
116 42
117 } 43 }
118 44
119 define internal void @foo() { 45 define internal void @foo() {
120 ret void 46 ret void
121 } 47 }
OLDNEW
« src/IceInstARM32.cpp ('K') | « tests_lit/assembler/arm32/vmov-fp.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698