Add VMOV(immediate) instructions to the ARM assembler.

src/IceAssemblerARM32.h

 //===- subzero/src/IceAssemblerARM32.h - Assembler for ARM32 ----*- C++ -*-===//
 //
 // Copyright (c) 2013, the Dart project authors.  Please see the AUTHORS file
 // for details. All rights reserved. Use of this source code is governed by a
 // BSD-style license that can be found in the LICENSE file.
 //
 // Modified by the Subzero authors.
 //
 //===----------------------------------------------------------------------===//
 //
@@ skipping 364 matching lines @@
 
   void vldrs(const Operand *OpSd, const Operand *OpAddress,
              CondARM32::Cond Cond, const TargetInfo &TInfo);
 
   void vldrs(const Operand *OpSd, const Operand *OpAddress,
              CondARM32::Cond Cond, const TargetLowering *Lowering) {
     const TargetInfo TInfo(Lowering);
     vldrs(OpSd, OpAddress, Cond, TInfo);
   }
 
+  void vmovd(const Operand *OpDn, const OperandARM32FlexFpImm *OpFpImm,
+             CondARM32::Cond Cond);
+
+  void vmovs(const Operand *OpSn, const OperandARM32FlexFpImm *OpFpImm,
+             CondARM32::Cond Cond);
+
   void vmovsr(const Operand *OpSn, const Operand *OpRt, CondARM32::Cond Cond);
 
   // Uses APSR_nzcv as register
   void vmrsAPSR_nzcv(CondARM32::Cond Cond);
 
   void vmuld(const Operand *OpDd, const Operand *OpDn, const Operand *OpDm,
              CondARM32::Cond Cond);
 
   void vmuls(const Operand *OpSd, const Operand *OpSn, const Operand *OpSm,
              CondARM32::Cond Cond);
@@ skipping 189 matching lines @@
 
   // Emit VFP instruction with 3 S registers.
   void emitVFPsss(CondARM32::Cond Cond, IValueT Opcode, IValueT Sd, IValueT Sn,
                   IValueT Sm);
 };
 
 } // end of namespace ARM32
 } // end of namespace Ice
 
 #endif // SUBZERO_SRC_ICEASSEMBLERARM32_H