Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(114)

Unified Diff: tests_lit/assembler/arm32/vstr.ll

Issue 1603893003: Add vstr{s,d} to the integrated ARM assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Add Dart files. Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceInstARM32.cpp ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/assembler/arm32/vstr.ll
diff --git a/tests_lit/assembler/arm32/vstr.ll b/tests_lit/assembler/arm32/vstr.ll
new file mode 100644
index 0000000000000000000000000000000000000000..42efeb206b582f267e2015f0292fc1213486a406
--- /dev/null
+++ b/tests_lit/assembler/arm32/vstr.ll
@@ -0,0 +1,63 @@
+; Show that we know how to translate (floating point) vldr and vstr.
Jim Stichnoth 2016/01/19 23:51:27 vldr? I thought just vstr.
Karl 2016/01/21 18:03:11 Fixed.
+
+; REQUIRES: allow_dump
+
+; Compile using standalone assembler.
+; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -O2 \
+; RUN: -reg-use r5,r6,s20,d20 \
+; RUN: | FileCheck %s --check-prefix=ASM
+
+; Show bytes in assembled standalone code.
+; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \
+; RUN: --args -O2 \
+; RUN: -reg-use r5,r6,s20,d20 \
+; RUN: | FileCheck %s --check-prefix=DIS
+
+; Compile using integrated assembler.
+; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -O2 \
+; RUN: -reg-use r5,r6,s20,d20 \
+; RUN: | FileCheck %s --check-prefix=IASM
+
+; Show bytes in assembled integrated code.
+; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \
+; RUN: --args -O2 \
+; RUN: -reg-use r5,r6,s20,d20 \
+; RUN: | FileCheck %s --check-prefix=DIS
+
+@floatVal = internal global [4 x i8] zeroinitializer, align 4
+
+@doubleVal = internal global [8 x i8] zeroinitializer, align 8
+
+define internal void @testFloat() {
+; ASM-LABEL: testFloat:
+; DIS-LABEL: 00000000 <testFloat>:
+
+entry:
+; ASM: .LtestFloat$entry:
+
+ %vaddr = bitcast [4 x i8]* @floatVal to float*
+ store float 0.0, float* %vaddr, align 1
+
+; ASM: vstr s20, [r5]
+; DIS: 1c: ed85aa00
+; IASM-NOT: vstr
+
+ ret void
+}
+
+define internal void @testDouble() {
+; ASM-LABEL: testDouble:
+; DIS-LABEL: 00000030 <testDouble>:
+
+entry:
+; ASM: .LtestDouble$entry:
+
+ %vaddr = bitcast [8 x i8]* @doubleVal to double*
+ store double 0.0, double* %vaddr, align 1
+
+; ASM: vstr d20, [r5]
+; DIST: 40: edc54b00
+; IASM-NOT: vstr
+
+ ret void
+}
« no previous file with comments | « src/IceInstARM32.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698