Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(200)

Side by Side Diff: src/IceTargetLoweringMIPS32.h

Issue 1599803002: Subzero: Remove unneeded ScratchRegs. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: More cleanup Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 246 matching lines...) Expand 10 before | Expand all | Expand 10 after
257 RandomNumberGenerator &RNG) override; 257 RandomNumberGenerator &RNG) override;
258 void 258 void
259 makeRandomRegisterPermutation(llvm::SmallVectorImpl<int32_t> &Permutation, 259 makeRandomRegisterPermutation(llvm::SmallVectorImpl<int32_t> &Permutation,
260 const llvm::SmallBitVector &ExcludeRegisters, 260 const llvm::SmallBitVector &ExcludeRegisters,
261 uint64_t Salt) const override; 261 uint64_t Salt) const override;
262 262
263 bool UsesFramePointer = false; 263 bool UsesFramePointer = false;
264 bool NeedsStackAlignment = false; 264 bool NeedsStackAlignment = false;
265 static llvm::SmallBitVector TypeToRegisterSet[RCMIPS32_NUM]; 265 static llvm::SmallBitVector TypeToRegisterSet[RCMIPS32_NUM];
266 static llvm::SmallBitVector RegisterAliases[RegMIPS32::Reg_NUM]; 266 static llvm::SmallBitVector RegisterAliases[RegMIPS32::Reg_NUM];
267 static llvm::SmallBitVector ScratchRegs;
268 llvm::SmallBitVector RegsUsed; 267 llvm::SmallBitVector RegsUsed;
269 VarList PhysicalRegisters[IceType_NUM]; 268 VarList PhysicalRegisters[IceType_NUM];
270 269
271 private: 270 private:
272 ENABLE_MAKE_UNIQUE; 271 ENABLE_MAKE_UNIQUE;
273 }; 272 };
274 273
275 class TargetDataMIPS32 final : public TargetDataLowering { 274 class TargetDataMIPS32 final : public TargetDataLowering {
276 TargetDataMIPS32() = delete; 275 TargetDataMIPS32() = delete;
277 TargetDataMIPS32(const TargetDataMIPS32 &) = delete; 276 TargetDataMIPS32(const TargetDataMIPS32 &) = delete;
(...skipping 33 matching lines...) Expand 10 before | Expand all | Expand 10 after
311 explicit TargetHeaderMIPS32(GlobalContext *Ctx); 310 explicit TargetHeaderMIPS32(GlobalContext *Ctx);
312 311
313 private: 312 private:
314 ~TargetHeaderMIPS32() = default; 313 ~TargetHeaderMIPS32() = default;
315 }; 314 };
316 315
317 } // end of namespace MIPS32 316 } // end of namespace MIPS32
318 } // end of namespace Ice 317 } // end of namespace Ice
319 318
320 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H 319 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H
OLDNEW
« no previous file with comments | « src/IceTargetLoweringARM32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698