OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #include "src/compiler/code-generator.h" | 5 #include "src/compiler/code-generator.h" |
6 | 6 |
7 #include "src/arm64/frames-arm64.h" | 7 #include "src/arm64/frames-arm64.h" |
8 #include "src/arm64/macro-assembler-arm64.h" | 8 #include "src/arm64/macro-assembler-arm64.h" |
9 #include "src/ast/scopes.h" | 9 #include "src/ast/scopes.h" |
10 #include "src/compiler/code-generator-impl.h" | 10 #include "src/compiler/code-generator-impl.h" |
(...skipping 1075 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1086 } | 1086 } |
1087 break; | 1087 break; |
1088 case kArm64Float64ToUint64: | 1088 case kArm64Float64ToUint64: |
1089 __ Fcvtzu(i.OutputRegister64(), i.InputDoubleRegister(0)); | 1089 __ Fcvtzu(i.OutputRegister64(), i.InputDoubleRegister(0)); |
1090 if (i.OutputCount() > 1) { | 1090 if (i.OutputCount() > 1) { |
1091 __ Fcmp(i.InputDoubleRegister(0), -1.0); | 1091 __ Fcmp(i.InputDoubleRegister(0), -1.0); |
1092 __ Ccmp(i.OutputRegister(0), -1, ZFlag, gt); | 1092 __ Ccmp(i.OutputRegister(0), -1, ZFlag, gt); |
1093 __ Cset(i.OutputRegister(1), ne); | 1093 __ Cset(i.OutputRegister(1), ne); |
1094 } | 1094 } |
1095 break; | 1095 break; |
| 1096 case kArm64Int32ToFloat32: |
| 1097 __ Scvtf(i.OutputFloat32Register(), i.InputRegister32(0)); |
| 1098 break; |
1096 case kArm64Int32ToFloat64: | 1099 case kArm64Int32ToFloat64: |
1097 __ Scvtf(i.OutputDoubleRegister(), i.InputRegister32(0)); | 1100 __ Scvtf(i.OutputDoubleRegister(), i.InputRegister32(0)); |
1098 break; | 1101 break; |
1099 case kArm64Int64ToFloat32: | 1102 case kArm64Int64ToFloat32: |
1100 __ Scvtf(i.OutputDoubleRegister().S(), i.InputRegister64(0)); | 1103 __ Scvtf(i.OutputDoubleRegister().S(), i.InputRegister64(0)); |
1101 break; | 1104 break; |
1102 case kArm64Int64ToFloat64: | 1105 case kArm64Int64ToFloat64: |
1103 __ Scvtf(i.OutputDoubleRegister(), i.InputRegister64(0)); | 1106 __ Scvtf(i.OutputDoubleRegister(), i.InputRegister64(0)); |
1104 break; | 1107 break; |
1105 case kArm64Uint32ToFloat64: | 1108 case kArm64Uint32ToFloat64: |
(...skipping 534 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
1640 padding_size -= kInstructionSize; | 1643 padding_size -= kInstructionSize; |
1641 } | 1644 } |
1642 } | 1645 } |
1643 } | 1646 } |
1644 | 1647 |
1645 #undef __ | 1648 #undef __ |
1646 | 1649 |
1647 } // namespace compiler | 1650 } // namespace compiler |
1648 } // namespace internal | 1651 } // namespace internal |
1649 } // namespace v8 | 1652 } // namespace v8 |
OLD | NEW |