Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(381)

Side by Side Diff: src/IceTargetLoweringARM32.h

Issue 1585843007: Subzero. RAII NaCl Bundling. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringARM32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===// 1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 924 matching lines...) Expand 10 before | Expand all | Expand 10 after
935 void strex(Variable *Dest, Variable *Src, OperandARM32Mem *Mem, 935 void strex(Variable *Dest, Variable *Src, OperandARM32Mem *Mem,
936 CondARM32::Cond Pred); 936 CondARM32::Cond Pred);
937 937
938 /// Decrements sp: 938 /// Decrements sp:
939 /// 939 ///
940 /// sub sp, sp, SubAmount 940 /// sub sp, sp, SubAmount
941 /// bic sp, sp, 0xc0000000 941 /// bic sp, sp, 0xc0000000
942 void sub_sp(Operand *SubAmount); 942 void sub_sp(Operand *SubAmount);
943 943
944 private: 944 private:
945 AutoBundle Bundler;
945 TargetARM32 *Target; 946 TargetARM32 *Target;
946 }; 947 };
947 948
948 class PostLoweringLegalizer { 949 class PostLoweringLegalizer {
949 PostLoweringLegalizer() = delete; 950 PostLoweringLegalizer() = delete;
950 PostLoweringLegalizer(const PostLoweringLegalizer &) = delete; 951 PostLoweringLegalizer(const PostLoweringLegalizer &) = delete;
951 PostLoweringLegalizer &operator=(const PostLoweringLegalizer &) = delete; 952 PostLoweringLegalizer &operator=(const PostLoweringLegalizer &) = delete;
952 953
953 public: 954 public:
954 explicit PostLoweringLegalizer(TargetARM32 *Target) 955 explicit PostLoweringLegalizer(TargetARM32 *Target)
(...skipping 247 matching lines...) Expand 10 before | Expand all | Expand 10 after
1202 private: 1203 private:
1203 ~TargetHeaderARM32() = default; 1204 ~TargetHeaderARM32() = default;
1204 1205
1205 TargetARM32Features CPUFeatures; 1206 TargetARM32Features CPUFeatures;
1206 }; 1207 };
1207 1208
1208 } // end of namespace ARM32 1209 } // end of namespace ARM32
1209 } // end of namespace Ice 1210 } // end of namespace Ice
1210 1211
1211 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H 1212 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H
OLDNEW
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringARM32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698