Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(240)

Side by Side Diff: runtime/vm/constants_arm64.h

Issue 1575583002: ARM64: Move THR to R26 so special registers are contiguous. (Closed) Base URL: git@github.com:dart-lang/sdk.git@master
Patch Set: Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | runtime/vm/runtime_entry_arm64.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 2014, the Dart project authors. Please see the AUTHORS file 1 // Copyright (c) 2014, the Dart project authors. Please see the AUTHORS file
2 // for details. All rights reserved. Use of this source code is governed by a 2 // for details. All rights reserved. Use of this source code is governed by a
3 // BSD-style license that can be found in the LICENSE file. 3 // BSD-style license that can be found in the LICENSE file.
4 4
5 #ifndef VM_CONSTANTS_ARM64_H_ 5 #ifndef VM_CONSTANTS_ARM64_H_
6 #define VM_CONSTANTS_ARM64_H_ 6 #define VM_CONSTANTS_ARM64_H_
7 7
8 #include "platform/assert.h" 8 #include "platform/assert.h"
9 9
10 namespace dart { 10 namespace dart {
(...skipping 12 matching lines...) Expand all
23 R10 = 10, 23 R10 = 10,
24 R11 = 11, 24 R11 = 11,
25 R12 = 12, 25 R12 = 12,
26 R13 = 13, 26 R13 = 13,
27 R14 = 14, 27 R14 = 14,
28 R15 = 15, // SP in Dart code. 28 R15 = 15, // SP in Dart code.
29 R16 = 16, // IP0 aka TMP 29 R16 = 16, // IP0 aka TMP
30 R17 = 17, // IP1 aka TMP2 30 R17 = 17, // IP1 aka TMP2
31 R18 = 18, // "platform register" on iOS. 31 R18 = 18, // "platform register" on iOS.
32 R19 = 19, 32 R19 = 19,
33 R20 = 20, // THR 33 R20 = 20,
34 R21 = 21, 34 R21 = 21,
35 R22 = 22, 35 R22 = 22,
36 R23 = 23, 36 R23 = 23,
37 R24 = 24, 37 R24 = 24,
38 R25 = 25, 38 R25 = 25,
39 R26 = 26, 39 R26 = 26, // THR
40 R27 = 27, // PP 40 R27 = 27, // PP
41 R28 = 28, // CTX 41 R28 = 28, // CTX
42 R29 = 29, // FP 42 R29 = 29, // FP
43 R30 = 30, // LR 43 R30 = 30, // LR
44 R31 = 31, // ZR, CSP 44 R31 = 31, // ZR, CSP
45 kNumberOfCpuRegisters = 32, 45 kNumberOfCpuRegisters = 32,
46 kNoRegister = -1, 46 kNoRegister = -1,
47 47
48 // These registers both use the encoding R31, but to avoid mistakes we give 48 // These registers both use the encoding R31, but to avoid mistakes we give
49 // them different values, and then translate before encoding. 49 // them different values, and then translate before encoding.
(...skipping 59 matching lines...) Expand 10 before | Expand all | Expand 10 after
109 const Register TMP = R16; // Used as scratch register by assembler. 109 const Register TMP = R16; // Used as scratch register by assembler.
110 const Register TMP2 = R17; 110 const Register TMP2 = R17;
111 const Register CTX = R28; // Location of current context at method entry. 111 const Register CTX = R28; // Location of current context at method entry.
112 const Register PP = R27; // Caches object pool pointer in generated code. 112 const Register PP = R27; // Caches object pool pointer in generated code.
113 const Register CODE_REG = R24; 113 const Register CODE_REG = R24;
114 const Register FPREG = FP; // Frame pointer register. 114 const Register FPREG = FP; // Frame pointer register.
115 const Register SPREG = R15; // Stack pointer register. 115 const Register SPREG = R15; // Stack pointer register.
116 const Register LRREG = LR; // Link register. 116 const Register LRREG = LR; // Link register.
117 const Register ICREG = R5; // IC data register. 117 const Register ICREG = R5; // IC data register.
118 const Register ARGS_DESC_REG = R4; // Arguments descriptor register. 118 const Register ARGS_DESC_REG = R4; // Arguments descriptor register.
119 const Register THR = R20; // Caches current thread in generated code. 119 const Register THR = R26; // Caches current thread in generated code.
120 120
121 121
122 // Exception object is passed in this register to the catch handlers when an 122 // Exception object is passed in this register to the catch handlers when an
123 // exception is thrown. 123 // exception is thrown.
124 const Register kExceptionObjectReg = R0; 124 const Register kExceptionObjectReg = R0;
125 125
126 // Stack trace object is passed in this register to the catch handlers when 126 // Stack trace object is passed in this register to the catch handlers when
127 // an exception is thrown. 127 // an exception is thrown.
128 const Register kStackTraceObjectReg = R1; 128 const Register kStackTraceObjectReg = R1;
129 129
(...skipping 944 matching lines...) Expand 10 before | Expand all | Expand 10 after
1074 static Instr* At(uword pc) { return reinterpret_cast<Instr*>(pc); } 1074 static Instr* At(uword pc) { return reinterpret_cast<Instr*>(pc); }
1075 1075
1076 private: 1076 private:
1077 DISALLOW_ALLOCATION(); 1077 DISALLOW_ALLOCATION();
1078 DISALLOW_IMPLICIT_CONSTRUCTORS(Instr); 1078 DISALLOW_IMPLICIT_CONSTRUCTORS(Instr);
1079 }; 1079 };
1080 1080
1081 } // namespace dart 1081 } // namespace dart
1082 1082
1083 #endif // VM_CONSTANTS_ARM64_H_ 1083 #endif // VM_CONSTANTS_ARM64_H_
OLDNEW
« no previous file with comments | « no previous file | runtime/vm/runtime_entry_arm64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698