Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(546)

Side by Side Diff: fusl/arch/powerpc/atomic.h

Issue 1573973002: Add a "fork" of musl as //fusl. (Closed) Base URL: https://github.com/domokit/mojo.git@master
Patch Set: Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « fusl/arch/or1k/syscall_arch.h ('k') | fusl/arch/powerpc/bits/alltypes.h.in » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
(Empty)
1 #ifndef _INTERNAL_ATOMIC_H
2 #define _INTERNAL_ATOMIC_H
3
4 #include <stdint.h>
5 #include <endian.h>
6
7 static inline int a_ctz_l(unsigned long x)
8 {
9 static const char debruijn32[32] = {
10 0, 1, 23, 2, 29, 24, 19, 3, 30, 27, 25, 11, 20, 8, 4, 13,
11 31, 22, 28, 18, 26, 10, 7, 12, 21, 17, 9, 6, 16, 5, 15, 14
12 };
13 return debruijn32[(x&-x)*0x076be629 >> 27];
14 }
15
16 static inline int a_ctz_64(uint64_t x)
17 {
18 uint32_t y = x;
19 if (!y) {
20 y = x>>32;
21 return 32 + a_ctz_l(y);
22 }
23 return a_ctz_l(y);
24 }
25
26 static inline int a_cas(volatile int *p, int t, int s)
27 {
28 __asm__("\n"
29 " sync\n"
30 "1: lwarx %0, 0, %4\n"
31 " cmpw %0, %2\n"
32 " bne 1f\n"
33 " stwcx. %3, 0, %4\n"
34 " bne- 1b\n"
35 " isync\n"
36 "1: \n"
37 : "=&r"(t), "+m"(*p) : "r"(t), "r"(s), "r"(p) : "cc", "memory" ) ;
38 return t;
39 }
40
41 static inline void *a_cas_p(volatile void *p, void *t, void *s)
42 {
43 return (void *)a_cas(p, (int)t, (int)s);
44 }
45
46 static inline int a_swap(volatile int *x, int v)
47 {
48 int old;
49 do old = *x;
50 while (a_cas(x, old, v) != old);
51 return old;
52 }
53
54 static inline int a_fetch_add(volatile int *x, int v)
55 {
56 int old;
57 do old = *x;
58 while (a_cas(x, old, old+v) != old);
59 return old;
60 }
61
62 static inline void a_inc(volatile int *x)
63 {
64 a_fetch_add(x, 1);
65 }
66
67 static inline void a_dec(volatile int *x)
68 {
69 a_fetch_add(x, -1);
70 }
71
72 static inline void a_store(volatile int *p, int x)
73 {
74 __asm__ __volatile__ ("\n"
75 " sync\n"
76 " stw %1, %0\n"
77 " isync\n"
78 : "=m"(*p) : "r"(x) : "memory" );
79 }
80
81 #define a_spin a_barrier
82
83 static inline void a_barrier()
84 {
85 a_cas(&(int){0}, 0, 0);
86 }
87
88 static inline void a_crash()
89 {
90 *(volatile char *)0=0;
91 }
92
93 static inline void a_and(volatile int *p, int v)
94 {
95 int old;
96 do old = *p;
97 while (a_cas(p, old, old&v) != old);
98 }
99
100 static inline void a_or(volatile int *p, int v)
101 {
102 int old;
103 do old = *p;
104 while (a_cas(p, old, old|v) != old);
105 }
106
107 static inline void a_or_l(volatile void *p, long v)
108 {
109 a_or(p, v);
110 }
111
112 static inline void a_and_64(volatile uint64_t *p, uint64_t v)
113 {
114 union { uint64_t v; uint32_t r[2]; } u = { v };
115 a_and((int *)p, u.r[0]);
116 a_and((int *)p+1, u.r[1]);
117 }
118
119 static inline void a_or_64(volatile uint64_t *p, uint64_t v)
120 {
121 union { uint64_t v; uint32_t r[2]; } u = { v };
122 a_or((int *)p, u.r[0]);
123 a_or((int *)p+1, u.r[1]);
124 }
125
126 #endif
OLDNEW
« no previous file with comments | « fusl/arch/or1k/syscall_arch.h ('k') | fusl/arch/powerpc/bits/alltypes.h.in » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698