OLD | NEW |
1 //===- subzero/src/IceTargetLoweringX8632Traits.h - x86-32 traits -*- C++ -*-=// | 1 //===- subzero/src/IceTargetLoweringX8632Traits.h - x86-32 traits -*- C++ -*-=// |
2 // | 2 // |
3 // The Subzero Code Generator | 3 // The Subzero Code Generator |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 /// | 9 /// |
10 /// \file | 10 /// \file |
(...skipping 431 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
442 llvm::SmallBitVector Trunc64To8Registers(RegisterSet::Reg_NUM); | 442 llvm::SmallBitVector Trunc64To8Registers(RegisterSet::Reg_NUM); |
443 llvm::SmallBitVector Trunc32To8Registers(RegisterSet::Reg_NUM); | 443 llvm::SmallBitVector Trunc32To8Registers(RegisterSet::Reg_NUM); |
444 llvm::SmallBitVector Trunc16To8Registers(RegisterSet::Reg_NUM); | 444 llvm::SmallBitVector Trunc16To8Registers(RegisterSet::Reg_NUM); |
445 llvm::SmallBitVector Trunc8RcvrRegisters(RegisterSet::Reg_NUM); | 445 llvm::SmallBitVector Trunc8RcvrRegisters(RegisterSet::Reg_NUM); |
446 llvm::SmallBitVector AhRcvrRegisters(RegisterSet::Reg_NUM); | 446 llvm::SmallBitVector AhRcvrRegisters(RegisterSet::Reg_NUM); |
447 llvm::SmallBitVector InvalidRegisters(RegisterSet::Reg_NUM); | 447 llvm::SmallBitVector InvalidRegisters(RegisterSet::Reg_NUM); |
448 ScratchRegs->resize(RegisterSet::Reg_NUM); | 448 ScratchRegs->resize(RegisterSet::Reg_NUM); |
449 | 449 |
450 static constexpr struct { | 450 static constexpr struct { |
451 uint16_t Val; | 451 uint16_t Val; |
452 int Is64 : 1; | 452 unsigned Is64 : 1; |
453 int Is32 : 1; | 453 unsigned Is32 : 1; |
454 int Is16 : 1; | 454 unsigned Is16 : 1; |
455 int Is8 : 1; | 455 unsigned Is8 : 1; |
456 int IsXmm : 1; | 456 unsigned IsXmm : 1; |
457 int Is64To8 : 1; | 457 unsigned Is64To8 : 1; |
458 int Is32To8 : 1; | 458 unsigned Is32To8 : 1; |
459 int Is16To8 : 1; | 459 unsigned Is16To8 : 1; |
460 int IsTrunc8Rcvr : 1; | 460 unsigned IsTrunc8Rcvr : 1; |
461 int IsAhRcvr : 1; | 461 unsigned IsAhRcvr : 1; |
462 int Scratch : 1; | 462 unsigned Scratch : 1; |
463 #define NUM_ALIASES_BITS 2 | 463 #define NUM_ALIASES_BITS 2 |
464 SizeT NumAliases : (NUM_ALIASES_BITS + 1); | 464 SizeT NumAliases : (NUM_ALIASES_BITS + 1); |
465 uint16_t Aliases[1 << NUM_ALIASES_BITS]; | 465 uint16_t Aliases[1 << NUM_ALIASES_BITS]; |
466 #undef NUM_ALIASES_BITS | 466 #undef NUM_ALIASES_BITS |
467 } X8632RegTable[RegisterSet::Reg_NUM] = { | 467 } X8632RegTable[RegisterSet::Reg_NUM] = { |
468 #define X(val, encode, name, base, scratch, preserved, stackptr, frameptr, \ | 468 #define X(val, encode, name, base, scratch, preserved, stackptr, frameptr, \ |
469 isGPR, is64, is32, is16, is8, isXmm, is64To8, is32To8, is16To8, \ | 469 isGPR, is64, is32, is16, is8, isXmm, is64To8, is32To8, is16To8, \ |
470 isTrunc8Rcvr, isAhRcvr, aliases) \ | 470 isTrunc8Rcvr, isAhRcvr, aliases) \ |
471 { \ | 471 { \ |
472 RegisterSet::val, is64, is32, is16, is8, isXmm, is64To8, is32To8, is16To8, \ | 472 RegisterSet::val, is64, is32, is16, is8, isXmm, is64To8, is32To8, is16To8, \ |
(...skipping 467 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
940 | 940 |
941 static uint8_t InstSegmentPrefixes[]; | 941 static uint8_t InstSegmentPrefixes[]; |
942 }; | 942 }; |
943 | 943 |
944 using Traits = ::Ice::X8632::TargetX8632Traits; | 944 using Traits = ::Ice::X8632::TargetX8632Traits; |
945 } // end of namespace X8632 | 945 } // end of namespace X8632 |
946 | 946 |
947 } // end of namespace Ice | 947 } // end of namespace Ice |
948 | 948 |
949 #endif // SUBZERO_SRC_ICETARGETLOWERINGX8632TRAITS_H | 949 #endif // SUBZERO_SRC_ICETARGETLOWERINGX8632TRAITS_H |
OLD | NEW |