Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(66)

Side by Side Diff: tests_lit/assembler/arm32/vadd.ll

Issue 1571433004: Implements include/exclude register lists for translation. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringX86BaseImpl.h ('k') | tests_lit/llvm2ice_tests/unknown-arm-reg.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; Show that we know how to translate vadd. 1 ; Show that we know how to translate vadd.
2 2
3 ; NOTE: We use -O2 to get rid of memory stores. 3 ; NOTE: Restricts S and D registers to ones that will better test S/D
4 ; register encodings.
4 5
5 ; REQUIRES: allow_dump 6 ; REQUIRES: allow_dump
6 7
7 ; Compile using standalone assembler. 8 ; Compile using standalone assembler.
8 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -O2 \ 9 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -Om1 \
10 ; RUN: -reg-use s20,s22,d20,d22 \
9 ; RUN: | FileCheck %s --check-prefix=ASM 11 ; RUN: | FileCheck %s --check-prefix=ASM
10 12
11 ; Show bytes in assembled standalone code. 13 ; Show bytes in assembled standalone code.
12 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \ 14 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \
13 ; RUN: --args -O2 | FileCheck %s --check-prefix=DIS 15 ; RUN: --args -Om1 \
16 ; RUN: -reg-use s20,s22,d20,d22 \
17 ; RUN: | FileCheck %s --check-prefix=DIS
14 18
15 ; Compile using integrated assembler. 19 ; Compile using integrated assembler.
16 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -O2 \ 20 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -Om1 \
21 ; RUN: -reg-use s20,s22,d20,d22 \
17 ; RUN: | FileCheck %s --check-prefix=IASM 22 ; RUN: | FileCheck %s --check-prefix=IASM
18 23
19 ; Show bytes in assembled integrated code. 24 ; Show bytes in assembled integrated code.
20 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \ 25 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \
21 ; RUN: --args -O2 | FileCheck %s --check-prefix=DIS 26 ; RUN: --args -Om1 \
27 ; RUN: -reg-use s20,s22,d20,d22 \
28 ; RUN: | FileCheck %s --check-prefix=DIS
22 29
23 define internal float @testVaddFloat(float %v1, float %v2) { 30 define internal float @testVaddFloat(float %v1, float %v2) {
24 ; ASM-LABEL: testVaddFloat: 31 ; ASM-LABEL: testVaddFloat:
25 ; DIS-LABEL: 00000000 <testVaddFloat>: 32 ; DIS-LABEL: 00000000 <testVaddFloat>:
26 ; IASM-LABEL: testVaddFloat: 33 ; IASM-LABEL: testVaddFloat:
27 34
28 entry: 35 entry:
29 ; ASM-NEXT: .LtestVaddFloat$entry:
30 ; IASM-NEXT: .LtestVaddFloat$entry:
31
32 %res = fadd float %v1, %v2 36 %res = fadd float %v1, %v2
33 37
34 ; ASM-NEXT: vadd.f32 s0, s0, s1 38 ; ASM: vadd.f32 s20, s20, s22
35 ; DIS-NEXT: 0: ee300a20 39 ; DIS: 1c: ee3aaa0b
36 ; IASM-NEXT: .byte 0x20 40 ; IASM-NOT: vadd
37 ; IASM-NEXT: .byte 0xa
38 ; IASM-NEXT: .byte 0x30
39 ; IASM-NEXT: .byte 0xee
40 41
41 ret float %res 42 ret float %res
42 } 43 }
43 44
44 define internal double @testVaddDouble(double %v1, double %v2) { 45 define internal double @testVaddDouble(double %v1, double %v2) {
45 ; ASM-LABEL: testVaddDouble: 46 ; ASM-LABEL: testVaddDouble:
46 ; DIS-LABEL: 00000010 <testVaddDouble>: 47 ; DIS-LABEL: 00000040 <testVaddDouble>:
47 ; IASM-LABEL: testVaddDouble: 48 ; IASM-LABEL: .LtestVaddDouble$entry:
48 49
49 entry: 50 entry:
50 ; ASM-NEXT: .LtestVaddDouble$entry:
51 ; IASM-NEXT: .LtestVaddDouble$entry:
52
53 %res = fadd double %v1, %v2 51 %res = fadd double %v1, %v2
54 52
55 ; ASM-NEXT: vadd.f64 d0, d0, d1 53 ; ASM: vadd.f64 d22, d22, d20
56 ; DIS-NEXT: 10: ee300b01 54 ; DIS: 54: ee766ba4
57 ; IASM-NEXT: .byte 0x1 55 ; IASM-NOT: vadd
58 ; IASM-NEXT: .byte 0xb
59 ; IASM-NEXT: .byte 0x30
60 ; IASM-NEXT: .byte 0xee
61 56
62 ret double %res 57 ret double %res
63 } 58 }
OLDNEW
« no previous file with comments | « src/IceTargetLoweringX86BaseImpl.h ('k') | tests_lit/llvm2ice_tests/unknown-arm-reg.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698