Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(223)

Side by Side Diff: src/IceTargetLoweringX86Base.h

Issue 1571433004: Implements include/exclude register lists for translation. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringX8664.cpp ('k') | src/IceTargetLoweringX86BaseImpl.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringX86Base.h - x86 lowering ----*- C++ -*-===// 1 //===- subzero/src/IceTargetLoweringX86Base.h - x86 lowering ----*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 60 matching lines...) Expand 10 before | Expand all | Expand 10 after
71 using X86OperandMem = typename Traits::X86OperandMem; 71 using X86OperandMem = typename Traits::X86OperandMem;
72 using SegmentRegisters = typename Traits::X86OperandMem::SegmentRegisters; 72 using SegmentRegisters = typename Traits::X86OperandMem::SegmentRegisters;
73 using SpillVariable = typename Traits::SpillVariable; 73 using SpillVariable = typename Traits::SpillVariable;
74 74
75 using InstX86Br = typename Traits::Insts::Br; 75 using InstX86Br = typename Traits::Insts::Br;
76 using InstX86FakeRMW = typename Traits::Insts::FakeRMW; 76 using InstX86FakeRMW = typename Traits::Insts::FakeRMW;
77 using InstX86Label = typename Traits::Insts::Label; 77 using InstX86Label = typename Traits::Insts::Label;
78 78
79 ~TargetX86Base() override = default; 79 ~TargetX86Base() override = default;
80 80
81 static void staticInit(const ClFlags &Flags); 81 static void staticInit(GlobalContext *Ctx);
82 static TargetX86Base *create(Cfg *Func) { return new TargetX86Base(Func); } 82 static TargetX86Base *create(Cfg *Func) { return new TargetX86Base(Func); }
83 83
84 static FixupKind getPcRelFixup() { return PcRelFixup; } 84 static FixupKind getPcRelFixup() { return PcRelFixup; }
85 static FixupKind getAbsFixup() { return AbsFixup; } 85 static FixupKind getAbsFixup() { return AbsFixup; }
86 86
87 bool needSandboxing() const { return NeedSandboxing; } 87 bool needSandboxing() const { return NeedSandboxing; }
88 88
89 void translateOm1() override; 89 void translateOm1() override;
90 void translateO2() override; 90 void translateO2() override;
91 void doLoadOpt(); 91 void doLoadOpt();
(...skipping 907 matching lines...) Expand 10 before | Expand all | Expand 10 after
999 999
1000 static FixupKind PcRelFixup; 1000 static FixupKind PcRelFixup;
1001 static FixupKind AbsFixup; 1001 static FixupKind AbsFixup;
1002 }; 1002 };
1003 } // end of namespace X86NAMESPACE 1003 } // end of namespace X86NAMESPACE
1004 } // end of namespace Ice 1004 } // end of namespace Ice
1005 1005
1006 #include "IceTargetLoweringX86BaseImpl.h" 1006 #include "IceTargetLoweringX86BaseImpl.h"
1007 1007
1008 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86BASE_H 1008 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86BASE_H
OLDNEW
« no previous file with comments | « src/IceTargetLoweringX8664.cpp ('k') | src/IceTargetLoweringX86BaseImpl.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698