Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(3)

Side by Side Diff: src/IceTargetLoweringARM32.h

Issue 1571433004: Implements include/exclude register lists for translation. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 4 years, 11 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringARM32.cpp » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===// 1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 39 matching lines...) Expand 10 before | Expand all | Expand 10 after
50 ARM32InstructionSet InstructionSet = ARM32InstructionSet::Begin; 50 ARM32InstructionSet InstructionSet = ARM32InstructionSet::Begin;
51 }; 51 };
52 52
53 // The target lowering logic for ARM32. 53 // The target lowering logic for ARM32.
54 class TargetARM32 : public TargetLowering { 54 class TargetARM32 : public TargetLowering {
55 TargetARM32() = delete; 55 TargetARM32() = delete;
56 TargetARM32(const TargetARM32 &) = delete; 56 TargetARM32(const TargetARM32 &) = delete;
57 TargetARM32 &operator=(const TargetARM32 &) = delete; 57 TargetARM32 &operator=(const TargetARM32 &) = delete;
58 58
59 public: 59 public:
60 static void staticInit(const ClFlags &Flags); 60 static void staticInit(GlobalContext *Ctx);
61 // TODO(jvoung): return a unique_ptr. 61 // TODO(jvoung): return a unique_ptr.
62 static std::unique_ptr<::Ice::TargetLowering> create(Cfg *Func) { 62 static std::unique_ptr<::Ice::TargetLowering> create(Cfg *Func) {
63 return makeUnique<TargetARM32>(Func); 63 return makeUnique<TargetARM32>(Func);
64 } 64 }
65 65
66 std::unique_ptr<::Ice::Assembler> createAssembler() const override { 66 std::unique_ptr<::Ice::Assembler> createAssembler() const override {
67 return makeUnique<ARM32::AssemblerARM32>(); 67 return makeUnique<ARM32::AssemblerARM32>();
68 } 68 }
69 69
70 void initNodeForLowering(CfgNode *Node) override { 70 void initNodeForLowering(CfgNode *Node) override {
(...skipping 1131 matching lines...) Expand 10 before | Expand all | Expand 10 after
1202 private: 1202 private:
1203 ~TargetHeaderARM32() = default; 1203 ~TargetHeaderARM32() = default;
1204 1204
1205 TargetARM32Features CPUFeatures; 1205 TargetARM32Features CPUFeatures;
1206 }; 1206 };
1207 1207
1208 } // end of namespace ARM32 1208 } // end of namespace ARM32
1209 } // end of namespace Ice 1209 } // end of namespace Ice
1210 1210
1211 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H 1211 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H
OLDNEW
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringARM32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698