Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(375)

Side by Side Diff: build/toolchain.gypi

Issue 1530153003: MIPS: Fix enabling v8 compilation with CLANG. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 # Copyright 2013 the V8 project authors. All rights reserved. 1 # Copyright 2013 the V8 project authors. All rights reserved.
2 # Redistribution and use in source and binary forms, with or without 2 # Redistribution and use in source and binary forms, with or without
3 # modification, are permitted provided that the following conditions are 3 # modification, are permitted provided that the following conditions are
4 # met: 4 # met:
5 # 5 #
6 # * Redistributions of source code must retain the above copyright 6 # * Redistributions of source code must retain the above copyright
7 # notice, this list of conditions and the following disclaimer. 7 # notice, this list of conditions and the following disclaimer.
8 # * Redistributions in binary form must reproduce the above 8 # * Redistributions in binary form must reproduce the above
9 # copyright notice, this list of conditions and the following 9 # copyright notice, this list of conditions and the following
10 # disclaimer in the documentation and/or other materials provided 10 # disclaimer in the documentation and/or other materials provided
(...skipping 339 matching lines...) Expand 10 before | Expand all | Expand 10 after
350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)', 350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)',
351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)', 351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)',
352 }, 352 },
353 'conditions': [ 353 'conditions': [
354 ['ldso_path!=""', { 354 ['ldso_path!=""', {
355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'], 355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'],
356 }], 356 }],
357 ['ld_r_path!=""', { 357 ['ld_r_path!=""', {
358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'], 358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'],
359 }], 359 }],
360 [ 'clang==1', {
361 'cflags': ['-integrated-as'],
362 }],
360 ], 363 ],
361 }], 364 }],
362 ], 365 ],
363 }], 366 }],
364 ['v8_target_arch=="mips"', { 367 ['v8_target_arch=="mips"', {
365 'defines': [ 368 'defines': [
366 'V8_TARGET_ARCH_MIPS', 369 'V8_TARGET_ARCH_MIPS',
367 ], 370 ],
368 'conditions': [ 371 'conditions': [
369 [ 'v8_can_use_fpu_instructions=="true"', { 372 [ 'v8_can_use_fpu_instructions=="true"', {
(...skipping 29 matching lines...) Expand all
399 }, { 402 }, {
400 'cflags': ['-msoft-float'], 403 'cflags': ['-msoft-float'],
401 'ldflags': ['-msoft-float'], 404 'ldflags': ['-msoft-float'],
402 }], 405 }],
403 ['mips_arch_variant=="r6"', { 406 ['mips_arch_variant=="r6"', {
404 'defines': [ 407 'defines': [
405 '_MIPS_ARCH_MIPS32R6', 408 '_MIPS_ARCH_MIPS32R6',
406 'FPU_MODE_FP64', 409 'FPU_MODE_FP64',
407 ], 410 ],
408 'cflags!': ['-mfp32', '-mfpxx'], 411 'cflags!': ['-mfp32', '-mfpxx'],
409 'cflags': ['-mips32r6', '-Wa,-mips32r6'], 412 'conditions': [
413 [ 'clang==0', {
414 'cflags': ['-Wa,-mips32r6'],
415 }],
416 ],
417 'cflags': ['-mips32r6'],
410 'ldflags': ['-mips32r6'], 418 'ldflags': ['-mips32r6'],
411 }], 419 }],
412 ['mips_arch_variant=="r2"', { 420 ['mips_arch_variant=="r2"', {
413 'conditions': [ 421 'conditions': [
414 [ 'mips_fpu_mode=="fp64"', { 422 [ 'mips_fpu_mode=="fp64"', {
415 'defines': [ 423 'defines': [
416 '_MIPS_ARCH_MIPS32R2', 424 '_MIPS_ARCH_MIPS32R2',
417 'FPU_MODE_FP64', 425 'FPU_MODE_FP64',
418 ], 426 ],
419 'cflags': ['-mfp64'], 427 'cflags': ['-mfp64'],
420 }], 428 }],
421 ['mips_fpu_mode=="fpxx"', { 429 ['mips_fpu_mode=="fpxx"', {
422 'defines': [ 430 'defines': [
423 '_MIPS_ARCH_MIPS32R2', 431 '_MIPS_ARCH_MIPS32R2',
424 'FPU_MODE_FPXX', 432 'FPU_MODE_FPXX',
425 ], 433 ],
426 'cflags': ['-mfpxx'], 434 'cflags': ['-mfpxx'],
427 }], 435 }],
428 ['mips_fpu_mode=="fp32"', { 436 ['mips_fpu_mode=="fp32"', {
429 'defines': [ 437 'defines': [
430 '_MIPS_ARCH_MIPS32R2', 438 '_MIPS_ARCH_MIPS32R2',
431 'FPU_MODE_FP32', 439 'FPU_MODE_FP32',
432 ], 440 ],
433 'cflags': ['-mfp32'], 441 'cflags': ['-mfp32'],
434 }], 442 }],
443 [ 'clang==0', {
444 'cflags': ['-Wa,-mips32r2'],
445 }],
435 ], 446 ],
436 'cflags': ['-mips32r2', '-Wa,-mips32r2'], 447 'cflags': ['-mips32r2'],
437 'ldflags': ['-mips32r2'], 448 'ldflags': ['-mips32r2'],
438 }], 449 }],
439 ['mips_arch_variant=="r1"', { 450 ['mips_arch_variant=="r1"', {
440 'defines': [ 451 'defines': [
441 'FPU_MODE_FP32', 452 'FPU_MODE_FP32',
442 ], 453 ],
443 'cflags!': ['-mfp64', '-mfpxx'], 454 'cflags!': ['-mfp64', '-mfpxx'],
444 'cflags': ['-mips32', '-Wa,-mips32'], 455 'conditions': [
456 [ 'clang==0', {
457 'cflags': ['-Wa,-mips32'],
458 }],
459 ],
460 'cflags': ['-mips32'],
445 'ldflags': ['-mips32'], 461 'ldflags': ['-mips32'],
446 }], 462 }],
447 ['mips_arch_variant=="rx"', { 463 ['mips_arch_variant=="rx"', {
448 'defines': [ 464 'defines': [
449 '_MIPS_ARCH_MIPS32RX', 465 '_MIPS_ARCH_MIPS32RX',
450 'FPU_MODE_FPXX', 466 'FPU_MODE_FPXX',
451 ], 467 ],
452 'cflags!': ['-mfp64', '-mfp32'], 468 'cflags!': ['-mfp64', '-mfp32'],
453 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], 469 'conditions': [
470 [ 'clang==0', {
471 'cflags': ['-Wa,-mips32'],
472 }],
473 ],
474 'cflags': ['-mips32', '-mfpxx'],
454 'ldflags': ['-mips32'], 475 'ldflags': ['-mips32'],
455 }], 476 }],
456 ], 477 ],
457 }, { 478 }, {
458 # 'v8_target_arch!=target_arch' 479 # 'v8_target_arch!=target_arch'
459 # Target not built with an MIPS CXX compiler (simulator build). 480 # Target not built with an MIPS CXX compiler (simulator build).
460 'conditions': [ 481 'conditions': [
461 ['mips_arch_variant=="r6"', { 482 ['mips_arch_variant=="r6"', {
462 'defines': [ 483 'defines': [
463 '_MIPS_ARCH_MIPS32R6', 484 '_MIPS_ARCH_MIPS32R6',
(...skipping 118 matching lines...) Expand 10 before | Expand all | Expand 10 after
582 }, { 603 }, {
583 'cflags': ['-msoft-float'], 604 'cflags': ['-msoft-float'],
584 'ldflags': ['-msoft-float'], 605 'ldflags': ['-msoft-float'],
585 }], 606 }],
586 ['mips_arch_variant=="r6"', { 607 ['mips_arch_variant=="r6"', {
587 'defines': [ 608 'defines': [
588 '_MIPS_ARCH_MIPS32R6', 609 '_MIPS_ARCH_MIPS32R6',
589 'FPU_MODE_FP64', 610 'FPU_MODE_FP64',
590 ], 611 ],
591 'cflags!': ['-mfp32', '-mfpxx'], 612 'cflags!': ['-mfp32', '-mfpxx'],
592 'cflags': ['-mips32r6', '-Wa,-mips32r6'], 613 'conditions': [
614 [ 'clang==0', {
615 'cflags': ['-Wa,-mips32r6'],
616 }],
617 ],
618 'cflags': ['-mips32r6'],
593 'ldflags': ['-mips32r6'], 619 'ldflags': ['-mips32r6'],
594 }], 620 }],
595 ['mips_arch_variant=="r2"', { 621 ['mips_arch_variant=="r2"', {
596 'conditions': [ 622 'conditions': [
597 [ 'mips_fpu_mode=="fp64"', { 623 [ 'mips_fpu_mode=="fp64"', {
598 'defines': [ 624 'defines': [
599 '_MIPS_ARCH_MIPS32R2', 625 '_MIPS_ARCH_MIPS32R2',
600 'FPU_MODE_FP64', 626 'FPU_MODE_FP64',
601 ], 627 ],
602 'cflags': ['-mfp64'], 628 'cflags': ['-mfp64'],
603 }], 629 }],
604 ['mips_fpu_mode=="fpxx"', { 630 ['mips_fpu_mode=="fpxx"', {
605 'defines': [ 631 'defines': [
606 '_MIPS_ARCH_MIPS32R2', 632 '_MIPS_ARCH_MIPS32R2',
607 'FPU_MODE_FPXX', 633 'FPU_MODE_FPXX',
608 ], 634 ],
609 'cflags': ['-mfpxx'], 635 'cflags': ['-mfpxx'],
610 }], 636 }],
611 ['mips_fpu_mode=="fp32"', { 637 ['mips_fpu_mode=="fp32"', {
612 'defines': [ 638 'defines': [
613 '_MIPS_ARCH_MIPS32R2', 639 '_MIPS_ARCH_MIPS32R2',
614 'FPU_MODE_FP32', 640 'FPU_MODE_FP32',
615 ], 641 ],
616 'cflags': ['-mfp32'], 642 'cflags': ['-mfp32'],
617 }], 643 }],
644 [ 'clang==0', {
645 'cflags': ['-Wa,-mips32r2'],
646 }],
618 ], 647 ],
619 'cflags': ['-mips32r2', '-Wa,-mips32r2'], 648 'cflags': ['-mips32r2'],
620 'ldflags': ['-mips32r2'], 649 'ldflags': ['-mips32r2'],
621 }], 650 }],
622 ['mips_arch_variant=="r1"', { 651 ['mips_arch_variant=="r1"', {
623 'cflags!': ['-mfp64', '-mfpxx'], 652 'cflags!': ['-mfp64', '-mfpxx'],
624 'cflags': ['-mips32', '-Wa,-mips32'], 653 'conditions': [
654 [ 'clang==0', {
655 'cflags': ['-Wa,-mips32'],
656 }],
657 ],
658 'cflags': ['-mips32'],
625 'ldflags': ['-mips32'], 659 'ldflags': ['-mips32'],
626 }], 660 }],
627 ['mips_arch_variant=="rx"', { 661 ['mips_arch_variant=="rx"', {
628 'defines': [ 662 'defines': [
629 '_MIPS_ARCH_MIPS32RX', 663 '_MIPS_ARCH_MIPS32RX',
630 'FPU_MODE_FPXX', 664 'FPU_MODE_FPXX',
631 ], 665 ],
632 'cflags!': ['-mfp64', '-mfp32'], 666 'cflags!': ['-mfp64', '-mfp32'],
633 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], 667 'conditions': [
668 [ 'clang==0', {
669 'cflags': ['-Wa,-mips32'],
670 }],
671 ],
672 'cflags': ['-mips32', '-mfpxx'],
634 'ldflags': ['-mips32'], 673 'ldflags': ['-mips32'],
635 }], 674 }],
636 ['mips_arch_variant=="loongson"', { 675 ['mips_arch_variant=="loongson"', {
637 'defines': [ 676 'defines': [
638 '_MIPS_ARCH_LOONGSON', 677 '_MIPS_ARCH_LOONGSON',
639 'FPU_MODE_FP32', 678 'FPU_MODE_FP32',
640 ], 679 ],
641 'cflags!': ['-mfp64', '-mfpxx'], 680 'cflags!': ['-mfp64', '-mfpxx'],
642 'cflags': ['-mips3', '-Wa,-mips3', '-mfp32'], 681 'conditions': [
682 [ 'clang==0', {
683 'cflags': ['-Wa,-mips3'],
684 }],
685 ],
686 'cflags': ['-mips3', '-mfp32'],
643 }], 687 }],
644 ], 688 ],
645 }, { 689 }, {
646 # 'v8_target_arch!=target_arch' 690 # 'v8_target_arch!=target_arch'
647 # Target not built with an MIPS CXX compiler (simulator build). 691 # Target not built with an MIPS CXX compiler (simulator build).
648 'conditions': [ 692 'conditions': [
649 ['mips_arch_variant=="r6"', { 693 ['mips_arch_variant=="r6"', {
650 'defines': [ 694 'defines': [
651 '_MIPS_ARCH_MIPS32R6', 695 '_MIPS_ARCH_MIPS32R6',
652 'FPU_MODE_FP64', 696 'FPU_MODE_FP64',
(...skipping 140 matching lines...) Expand 10 before | Expand all | Expand 10 after
793 }], 837 }],
794 [ 'v8_use_mips_abi_hardfloat=="true"', { 838 [ 'v8_use_mips_abi_hardfloat=="true"', {
795 'cflags': ['-mhard-float'], 839 'cflags': ['-mhard-float'],
796 'ldflags': ['-mhard-float'], 840 'ldflags': ['-mhard-float'],
797 }, { 841 }, {
798 'cflags': ['-msoft-float'], 842 'cflags': ['-msoft-float'],
799 'ldflags': ['-msoft-float'], 843 'ldflags': ['-msoft-float'],
800 }], 844 }],
801 ['mips_arch_variant=="r6"', { 845 ['mips_arch_variant=="r6"', {
802 'defines': ['_MIPS_ARCH_MIPS64R6',], 846 'defines': ['_MIPS_ARCH_MIPS64R6',],
803 'cflags': ['-mips64r6', '-mabi=64', '-Wa,-mips64r6'], 847 'conditions': [
848 [ 'clang==0', {
849 'cflags': ['-Wa,-mips64r6'],
850 }],
851 ],
852 'cflags': ['-mips64r6', '-mabi=64'],
804 'ldflags': ['-mips64r6', '-mabi=64'], 853 'ldflags': ['-mips64r6', '-mabi=64'],
805 }], 854 }],
806 ['mips_arch_variant=="r2"', { 855 ['mips_arch_variant=="r2"', {
807 'defines': ['_MIPS_ARCH_MIPS64R2',], 856 'defines': ['_MIPS_ARCH_MIPS64R2',],
808 'cflags': ['-mips64r2', '-mabi=64', '-Wa,-mips64r2'], 857 'conditions': [
858 [ 'clang==0', {
859 'cflags': ['-Wa,-mips64r2'],
860 }],
861 ],
862 'cflags': ['-mips64r2', '-mabi=64'],
809 'ldflags': ['-mips64r2', '-mabi=64'], 863 'ldflags': ['-mips64r2', '-mabi=64'],
810 }], 864 }],
811 ], 865 ],
812 }, { 866 }, {
813 # 'v8_target_arch!=target_arch' 867 # 'v8_target_arch!=target_arch'
814 # Target not built with an MIPS CXX compiler (simulator build). 868 # Target not built with an MIPS CXX compiler (simulator build).
815 'conditions': [ 869 'conditions': [
816 ['mips_arch_variant=="r6"', { 870 ['mips_arch_variant=="r6"', {
817 'defines': ['_MIPS_ARCH_MIPS64R6',], 871 'defines': ['_MIPS_ARCH_MIPS64R6',],
818 }], 872 }],
(...skipping 454 matching lines...) Expand 10 before | Expand all | Expand 10 after
1273 ['v8_enable_slow_dchecks==1', { 1327 ['v8_enable_slow_dchecks==1', {
1274 'defines': [ 1328 'defines': [
1275 'ENABLE_SLOW_DCHECKS', 1329 'ENABLE_SLOW_DCHECKS',
1276 ], 1330 ],
1277 }], 1331 }],
1278 ], # conditions 1332 ], # conditions
1279 }, # Release 1333 }, # Release
1280 }, # configurations 1334 }, # configurations
1281 }, # target_defaults 1335 }, # target_defaults
1282 } 1336 }
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698