Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(465)

Side by Side Diff: src/IceTargetLoweringMIPS32.cpp

Issue 1523873003: Subzero: Separate "\t" from "opcode" in asm emission. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix dmb issue Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceInstX86BaseImpl.h ('k') | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 1054 matching lines...) Expand 10 before | Expand all | Expand 10 after
1065 } 1065 }
1066 return From; 1066 return From;
1067 } 1067 }
1068 1068
1069 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx) 1069 TargetHeaderMIPS32::TargetHeaderMIPS32(GlobalContext *Ctx)
1070 : TargetHeaderLowering(Ctx) {} 1070 : TargetHeaderLowering(Ctx) {}
1071 1071
1072 void TargetHeaderMIPS32::lower() { 1072 void TargetHeaderMIPS32::lower() {
1073 OstreamLocker L(Ctx); 1073 OstreamLocker L(Ctx);
1074 Ostream &Str = Ctx->getStrEmit(); 1074 Ostream &Str = Ctx->getStrEmit();
1075 Str << "\t.set\tnomicromips\n"; 1075 Str << "\t.set\t"
1076 Str << "\t.set\tnomips16\n"; 1076 << "nomicromips\n";
1077 Str << "\t.set\t"
1078 << "nomips16\n";
1077 } 1079 }
1078 1080
1079 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[IceType_NUM]; 1081 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[IceType_NUM];
1080 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; 1082 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM];
1081 llvm::SmallBitVector TargetMIPS32::ScratchRegs; 1083 llvm::SmallBitVector TargetMIPS32::ScratchRegs;
1082 1084
1083 } // end of namespace Ice 1085 } // end of namespace Ice
OLDNEW
« no previous file with comments | « src/IceInstX86BaseImpl.h ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698