Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(46)

Side by Side Diff: build/toolchain.gypi

Issue 1520823002: Revert of MIPS: Enable v8 compilation with CLANG. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 # Copyright 2013 the V8 project authors. All rights reserved. 1 # Copyright 2013 the V8 project authors. All rights reserved.
2 # Redistribution and use in source and binary forms, with or without 2 # Redistribution and use in source and binary forms, with or without
3 # modification, are permitted provided that the following conditions are 3 # modification, are permitted provided that the following conditions are
4 # met: 4 # met:
5 # 5 #
6 # * Redistributions of source code must retain the above copyright 6 # * Redistributions of source code must retain the above copyright
7 # notice, this list of conditions and the following disclaimer. 7 # notice, this list of conditions and the following disclaimer.
8 # * Redistributions in binary form must reproduce the above 8 # * Redistributions in binary form must reproduce the above
9 # copyright notice, this list of conditions and the following 9 # copyright notice, this list of conditions and the following
10 # disclaimer in the documentation and/or other materials provided 10 # disclaimer in the documentation and/or other materials provided
(...skipping 339 matching lines...) Expand 10 before | Expand all | Expand 10 after
350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)', 350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)',
351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)', 351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)',
352 }, 352 },
353 'conditions': [ 353 'conditions': [
354 ['ldso_path!=""', { 354 ['ldso_path!=""', {
355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'], 355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'],
356 }], 356 }],
357 ['ld_r_path!=""', { 357 ['ld_r_path!=""', {
358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'], 358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'],
359 }], 359 }],
360 [ 'clang==1', {
361 'cflags': ['-integrated-as'],
362 }],
363 ], 360 ],
364 }], 361 }],
365 ], 362 ],
366 }], 363 }],
367 ['v8_target_arch=="mips"', { 364 ['v8_target_arch=="mips"', {
368 'defines': [ 365 'defines': [
369 'V8_TARGET_ARCH_MIPS', 366 'V8_TARGET_ARCH_MIPS',
370 ], 367 ],
371 'conditions': [ 368 'conditions': [
372 [ 'v8_can_use_fpu_instructions=="true"', { 369 [ 'v8_can_use_fpu_instructions=="true"', {
(...skipping 29 matching lines...) Expand all
402 }, { 399 }, {
403 'cflags': ['-msoft-float'], 400 'cflags': ['-msoft-float'],
404 'ldflags': ['-msoft-float'], 401 'ldflags': ['-msoft-float'],
405 }], 402 }],
406 ['mips_arch_variant=="r6"', { 403 ['mips_arch_variant=="r6"', {
407 'defines': [ 404 'defines': [
408 '_MIPS_ARCH_MIPS32R6', 405 '_MIPS_ARCH_MIPS32R6',
409 'FPU_MODE_FP64', 406 'FPU_MODE_FP64',
410 ], 407 ],
411 'cflags!': ['-mfp32', '-mfpxx'], 408 'cflags!': ['-mfp32', '-mfpxx'],
412 'conditions': [ 409 'cflags': ['-mips32r6', '-Wa,-mips32r6'],
413 [ 'clang==0', {
414 'cflags': ['-Wa,-mips32r6'],
415 }],
416 ],
417 'cflags': ['-mips32r6'],
418 'ldflags': ['-mips32r6'], 410 'ldflags': ['-mips32r6'],
419 }], 411 }],
420 ['mips_arch_variant=="r2"', { 412 ['mips_arch_variant=="r2"', {
421 'conditions': [ 413 'conditions': [
422 [ 'mips_fpu_mode=="fp64"', { 414 [ 'mips_fpu_mode=="fp64"', {
423 'defines': [ 415 'defines': [
424 '_MIPS_ARCH_MIPS32R2', 416 '_MIPS_ARCH_MIPS32R2',
425 'FPU_MODE_FP64', 417 'FPU_MODE_FP64',
426 ], 418 ],
427 'cflags': ['-mfp64'], 419 'cflags': ['-mfp64'],
428 }], 420 }],
429 ['mips_fpu_mode=="fpxx"', { 421 ['mips_fpu_mode=="fpxx"', {
430 'defines': [ 422 'defines': [
431 '_MIPS_ARCH_MIPS32R2', 423 '_MIPS_ARCH_MIPS32R2',
432 'FPU_MODE_FPXX', 424 'FPU_MODE_FPXX',
433 ], 425 ],
434 'cflags': ['-mfpxx'], 426 'cflags': ['-mfpxx'],
435 }], 427 }],
436 ['mips_fpu_mode=="fp32"', { 428 ['mips_fpu_mode=="fp32"', {
437 'defines': [ 429 'defines': [
438 '_MIPS_ARCH_MIPS32R2', 430 '_MIPS_ARCH_MIPS32R2',
439 'FPU_MODE_FP32', 431 'FPU_MODE_FP32',
440 ], 432 ],
441 'cflags': ['-mfp32'], 433 'cflags': ['-mfp32'],
442 }], 434 }],
443 ], 435 ],
444 'conditions': [ 436 'cflags': ['-mips32r2', '-Wa,-mips32r2'],
445 [ 'clang==0', {
446 'cflags': ['-Wa,-mips32r2'],
447 }],
448 ],
449 'cflags': ['-mips32r2'],
450 'ldflags': ['-mips32r2'], 437 'ldflags': ['-mips32r2'],
451 }], 438 }],
452 ['mips_arch_variant=="r1"', { 439 ['mips_arch_variant=="r1"', {
453 'defines': [ 440 'defines': [
454 'FPU_MODE_FP32', 441 'FPU_MODE_FP32',
455 ], 442 ],
456 'cflags!': ['-mfp64', '-mfpxx'], 443 'cflags!': ['-mfp64', '-mfpxx'],
457 'conditions': [ 444 'cflags': ['-mips32', '-Wa,-mips32'],
458 [ 'clang==0', {
459 'cflags': ['-Wa,-mips32'],
460 }],
461 ],
462 'cflags': ['-mips32'],
463 'ldflags': ['-mips32'], 445 'ldflags': ['-mips32'],
464 }], 446 }],
465 ['mips_arch_variant=="rx"', { 447 ['mips_arch_variant=="rx"', {
466 'defines': [ 448 'defines': [
467 '_MIPS_ARCH_MIPS32RX', 449 '_MIPS_ARCH_MIPS32RX',
468 'FPU_MODE_FPXX', 450 'FPU_MODE_FPXX',
469 ], 451 ],
470 'cflags!': ['-mfp64', '-mfp32'], 452 'cflags!': ['-mfp64', '-mfp32'],
471 'conditions': [ 453 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'],
472 [ 'clang==0', {
473 'cflags': ['-Wa,-mips32'],
474 }],
475 ],
476 'cflags': ['-mips32', '-mfpxx'],
477 'ldflags': ['-mips32'], 454 'ldflags': ['-mips32'],
478 }], 455 }],
479 ], 456 ],
480 }, { 457 }, {
481 # 'v8_target_arch!=target_arch' 458 # 'v8_target_arch!=target_arch'
482 # Target not built with an MIPS CXX compiler (simulator build). 459 # Target not built with an MIPS CXX compiler (simulator build).
483 'conditions': [ 460 'conditions': [
484 ['mips_arch_variant=="r6"', { 461 ['mips_arch_variant=="r6"', {
485 'defines': [ 462 'defines': [
486 '_MIPS_ARCH_MIPS32R6', 463 '_MIPS_ARCH_MIPS32R6',
(...skipping 118 matching lines...) Expand 10 before | Expand all | Expand 10 after
605 }, { 582 }, {
606 'cflags': ['-msoft-float'], 583 'cflags': ['-msoft-float'],
607 'ldflags': ['-msoft-float'], 584 'ldflags': ['-msoft-float'],
608 }], 585 }],
609 ['mips_arch_variant=="r6"', { 586 ['mips_arch_variant=="r6"', {
610 'defines': [ 587 'defines': [
611 '_MIPS_ARCH_MIPS32R6', 588 '_MIPS_ARCH_MIPS32R6',
612 'FPU_MODE_FP64', 589 'FPU_MODE_FP64',
613 ], 590 ],
614 'cflags!': ['-mfp32', '-mfpxx'], 591 'cflags!': ['-mfp32', '-mfpxx'],
615 'conditions': [ 592 'cflags': ['-mips32r6', '-Wa,-mips32r6'],
616 [ 'clang==0', {
617 'cflags': ['-Wa,-mips32r6'],
618 }],
619 ],
620 'cflags': ['-mips32r6'],
621 'ldflags': ['-mips32r6'], 593 'ldflags': ['-mips32r6'],
622 }], 594 }],
623 ['mips_arch_variant=="r2"', { 595 ['mips_arch_variant=="r2"', {
624 'conditions': [ 596 'conditions': [
625 [ 'mips_fpu_mode=="fp64"', { 597 [ 'mips_fpu_mode=="fp64"', {
626 'defines': [ 598 'defines': [
627 '_MIPS_ARCH_MIPS32R2', 599 '_MIPS_ARCH_MIPS32R2',
628 'FPU_MODE_FP64', 600 'FPU_MODE_FP64',
629 ], 601 ],
630 'cflags': ['-mfp64'], 602 'cflags': ['-mfp64'],
631 }], 603 }],
632 ['mips_fpu_mode=="fpxx"', { 604 ['mips_fpu_mode=="fpxx"', {
633 'defines': [ 605 'defines': [
634 '_MIPS_ARCH_MIPS32R2', 606 '_MIPS_ARCH_MIPS32R2',
635 'FPU_MODE_FPXX', 607 'FPU_MODE_FPXX',
636 ], 608 ],
637 'cflags': ['-mfpxx'], 609 'cflags': ['-mfpxx'],
638 }], 610 }],
639 ['mips_fpu_mode=="fp32"', { 611 ['mips_fpu_mode=="fp32"', {
640 'defines': [ 612 'defines': [
641 '_MIPS_ARCH_MIPS32R2', 613 '_MIPS_ARCH_MIPS32R2',
642 'FPU_MODE_FP32', 614 'FPU_MODE_FP32',
643 ], 615 ],
644 'cflags': ['-mfp32'], 616 'cflags': ['-mfp32'],
645 }], 617 }],
646 ], 618 ],
647 'conditions': [ 619 'cflags': ['-mips32r2', '-Wa,-mips32r2'],
648 [ 'clang==0', {
649 'cflags': ['-Wa,-mips32r2'],
650 }],
651 ],
652 'cflags': ['-mips32r2'],
653 'ldflags': ['-mips32r2'], 620 'ldflags': ['-mips32r2'],
654 }], 621 }],
655 ['mips_arch_variant=="r1"', { 622 ['mips_arch_variant=="r1"', {
656 'cflags!': ['-mfp64', '-mfpxx'], 623 'cflags!': ['-mfp64', '-mfpxx'],
657 'conditions': [ 624 'cflags': ['-mips32', '-Wa,-mips32'],
658 [ 'clang==0', {
659 'cflags': ['-Wa,-mips32'],
660 }],
661 ],
662 'cflags': ['-mips32'],
663 'ldflags': ['-mips32'], 625 'ldflags': ['-mips32'],
664 }], 626 }],
665 ['mips_arch_variant=="rx"', { 627 ['mips_arch_variant=="rx"', {
666 'defines': [ 628 'defines': [
667 '_MIPS_ARCH_MIPS32RX', 629 '_MIPS_ARCH_MIPS32RX',
668 'FPU_MODE_FPXX', 630 'FPU_MODE_FPXX',
669 ], 631 ],
670 'cflags!': ['-mfp64', '-mfp32'], 632 'cflags!': ['-mfp64', '-mfp32'],
671 'conditions': [ 633 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'],
672 [ 'clang==0', {
673 'cflags': ['-Wa,-mips32'],
674 }],
675 ],
676 'cflags': ['-mips32', '-mfpxx'],
677 'ldflags': ['-mips32'], 634 'ldflags': ['-mips32'],
678 }], 635 }],
679 ['mips_arch_variant=="loongson"', { 636 ['mips_arch_variant=="loongson"', {
680 'defines': [ 637 'defines': [
681 '_MIPS_ARCH_LOONGSON', 638 '_MIPS_ARCH_LOONGSON',
682 'FPU_MODE_FP32', 639 'FPU_MODE_FP32',
683 ], 640 ],
684 'cflags!': ['-mfp64', '-mfpxx'], 641 'cflags!': ['-mfp64', '-mfpxx'],
685 'conditions': [ 642 'cflags': ['-mips3', '-Wa,-mips3', '-mfp32'],
686 [ 'clang==0', {
687 'cflags': ['-Wa,-mips3'],
688 }],
689 ],
690 'cflags': ['-mips3', '-mfp32'],
691 }], 643 }],
692 ], 644 ],
693 }, { 645 }, {
694 # 'v8_target_arch!=target_arch' 646 # 'v8_target_arch!=target_arch'
695 # Target not built with an MIPS CXX compiler (simulator build). 647 # Target not built with an MIPS CXX compiler (simulator build).
696 'conditions': [ 648 'conditions': [
697 ['mips_arch_variant=="r6"', { 649 ['mips_arch_variant=="r6"', {
698 'defines': [ 650 'defines': [
699 '_MIPS_ARCH_MIPS32R6', 651 '_MIPS_ARCH_MIPS32R6',
700 'FPU_MODE_FP64', 652 'FPU_MODE_FP64',
(...skipping 140 matching lines...) Expand 10 before | Expand all | Expand 10 after
841 }], 793 }],
842 [ 'v8_use_mips_abi_hardfloat=="true"', { 794 [ 'v8_use_mips_abi_hardfloat=="true"', {
843 'cflags': ['-mhard-float'], 795 'cflags': ['-mhard-float'],
844 'ldflags': ['-mhard-float'], 796 'ldflags': ['-mhard-float'],
845 }, { 797 }, {
846 'cflags': ['-msoft-float'], 798 'cflags': ['-msoft-float'],
847 'ldflags': ['-msoft-float'], 799 'ldflags': ['-msoft-float'],
848 }], 800 }],
849 ['mips_arch_variant=="r6"', { 801 ['mips_arch_variant=="r6"', {
850 'defines': ['_MIPS_ARCH_MIPS64R6',], 802 'defines': ['_MIPS_ARCH_MIPS64R6',],
851 'conditions': [ 803 'cflags': ['-mips64r6', '-mabi=64', '-Wa,-mips64r6'],
852 [ 'clang==0', {
853 'cflags': ['-Wa,-mips64r6'],
854 }],
855 ],
856 'cflags': ['-mips64r6', '-mabi=64'],
857 'ldflags': ['-mips64r6', '-mabi=64'], 804 'ldflags': ['-mips64r6', '-mabi=64'],
858 }], 805 }],
859 ['mips_arch_variant=="r2"', { 806 ['mips_arch_variant=="r2"', {
860 'defines': ['_MIPS_ARCH_MIPS64R2',], 807 'defines': ['_MIPS_ARCH_MIPS64R2',],
861 'conditions': [ 808 'cflags': ['-mips64r2', '-mabi=64', '-Wa,-mips64r2'],
862 [ 'clang==0', {
863 'cflags': ['-Wa,-mips64r2'],
864 }],
865 ],
866 'cflags': ['-mips64r2', '-mabi=64'],
867 'ldflags': ['-mips64r2', '-mabi=64'], 809 'ldflags': ['-mips64r2', '-mabi=64'],
868 }], 810 }],
869 ], 811 ],
870 }, { 812 }, {
871 # 'v8_target_arch!=target_arch' 813 # 'v8_target_arch!=target_arch'
872 # Target not built with an MIPS CXX compiler (simulator build). 814 # Target not built with an MIPS CXX compiler (simulator build).
873 'conditions': [ 815 'conditions': [
874 ['mips_arch_variant=="r6"', { 816 ['mips_arch_variant=="r6"', {
875 'defines': ['_MIPS_ARCH_MIPS64R6',], 817 'defines': ['_MIPS_ARCH_MIPS64R6',],
876 }], 818 }],
(...skipping 454 matching lines...) Expand 10 before | Expand all | Expand 10 after
1331 ['v8_enable_slow_dchecks==1', { 1273 ['v8_enable_slow_dchecks==1', {
1332 'defines': [ 1274 'defines': [
1333 'ENABLE_SLOW_DCHECKS', 1275 'ENABLE_SLOW_DCHECKS',
1334 ], 1276 ],
1335 }], 1277 }],
1336 ], # conditions 1278 ], # conditions
1337 }, # Release 1279 }, # Release
1338 }, # configurations 1280 }, # configurations
1339 }, # target_defaults 1281 }, # target_defaults
1340 } 1282 }
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698