src/compiler/mips64/instruction-codes-mips64.h - Issue 1520503002: MIPS: [turbofan] Optimize Float32 to Int32 rep. changes with Float32 round ops.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Unified Diff: src/compiler/mips64/instruction-codes-mips64.h

Issue 1520503002: MIPS: [turbofan] Optimize Float32 to Int32 rep. changes with Float32 round ops. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master

Patch Set: Rebase. Created 5 years ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View side-by-side diff with in-line comments

Download patch

« src/compiler/mips/instruction-codes-mips.h ('K') | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/mips64/instruction-selector-mips64.cc » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Hide Comments ('s')

Index: src/compiler/mips64/instruction-codes-mips64.h

diff --git a/src/compiler/mips64/instruction-codes-mips64.h b/src/compiler/mips64/instruction-codes-mips64.h

index 9cfd286011c498ce44c7e7675a2fd82a51842197..7056b57ff2e518570f41fe280df34c145077752e 100644

--- a/src/compiler/mips64/instruction-codes-mips64.h

+++ b/src/compiler/mips64/instruction-codes-mips64.h

@@ -84,6 +84,10 @@ namespace compiler {

V(Mips64RoundWD) \

V(Mips64FloorWD) \

V(Mips64CeilWD) \

+ V(Mips64TruncWS) \

+ V(Mips64RoundWS) \

+ V(Mips64FloorWS) \

+ V(Mips64CeilWS) \

V(Mips64TruncLS) \

V(Mips64TruncLD) \

V(Mips64TruncUwD) \

@@ -91,6 +95,7 @@ namespace compiler {

V(Mips64TruncUlD) \

V(Mips64CvtDW) \

V(Mips64CvtSL) \

+ V(Mips64CvtSW) \

V(Mips64CvtSUl) \

V(Mips64CvtDL) \

V(Mips64CvtDUw) \