Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(21)

Side by Side Diff: build/toolchain.gypi

Issue 1519493002: MIPS: Enable v8 compilation with CLANG. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 # Copyright 2013 the V8 project authors. All rights reserved. 1 # Copyright 2013 the V8 project authors. All rights reserved.
2 # Redistribution and use in source and binary forms, with or without 2 # Redistribution and use in source and binary forms, with or without
3 # modification, are permitted provided that the following conditions are 3 # modification, are permitted provided that the following conditions are
4 # met: 4 # met:
5 # 5 #
6 # * Redistributions of source code must retain the above copyright 6 # * Redistributions of source code must retain the above copyright
7 # notice, this list of conditions and the following disclaimer. 7 # notice, this list of conditions and the following disclaimer.
8 # * Redistributions in binary form must reproduce the above 8 # * Redistributions in binary form must reproduce the above
9 # copyright notice, this list of conditions and the following 9 # copyright notice, this list of conditions and the following
10 # disclaimer in the documentation and/or other materials provided 10 # disclaimer in the documentation and/or other materials provided
(...skipping 339 matching lines...) Expand 10 before | Expand all | Expand 10 after
350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)', 350 'ldso_path%': '<!(/bin/echo -n $LDSO_PATH)',
351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)', 351 'ld_r_path%': '<!(/bin/echo -n $LD_R_PATH)',
352 }, 352 },
353 'conditions': [ 353 'conditions': [
354 ['ldso_path!=""', { 354 ['ldso_path!=""', {
355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'], 355 'ldflags': ['-Wl,--dynamic-linker=<(ldso_path)'],
356 }], 356 }],
357 ['ld_r_path!=""', { 357 ['ld_r_path!=""', {
358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'], 358 'ldflags': ['-Wl,--rpath=<(ld_r_path)'],
359 }], 359 }],
360 [ 'clang==1', {
361 'cflags': ['-integrated-as'],
362 }],
360 ], 363 ],
361 }], 364 }],
362 ], 365 ],
363 }], 366 }],
364 ['v8_target_arch=="mips"', { 367 ['v8_target_arch=="mips"', {
365 'defines': [ 368 'defines': [
366 'V8_TARGET_ARCH_MIPS', 369 'V8_TARGET_ARCH_MIPS',
367 ], 370 ],
368 'conditions': [ 371 'conditions': [
369 [ 'v8_can_use_fpu_instructions=="true"', { 372 [ 'v8_can_use_fpu_instructions=="true"', {
(...skipping 29 matching lines...) Expand all
399 }, { 402 }, {
400 'cflags': ['-msoft-float'], 403 'cflags': ['-msoft-float'],
401 'ldflags': ['-msoft-float'], 404 'ldflags': ['-msoft-float'],
402 }], 405 }],
403 ['mips_arch_variant=="r6"', { 406 ['mips_arch_variant=="r6"', {
404 'defines': [ 407 'defines': [
405 '_MIPS_ARCH_MIPS32R6', 408 '_MIPS_ARCH_MIPS32R6',
406 'FPU_MODE_FP64', 409 'FPU_MODE_FP64',
407 ], 410 ],
408 'cflags!': ['-mfp32', '-mfpxx'], 411 'cflags!': ['-mfp32', '-mfpxx'],
409 'cflags': ['-mips32r6', '-Wa,-mips32r6'], 412 'conditions': [
413 [ 'clang==0', {
414 'cflags': ['-Wa,-mips32r6'],
415 }],
416 ],
417 'cflags': ['-mips32r6'],
410 'ldflags': ['-mips32r6'], 418 'ldflags': ['-mips32r6'],
411 }], 419 }],
412 ['mips_arch_variant=="r2"', { 420 ['mips_arch_variant=="r2"', {
413 'conditions': [ 421 'conditions': [
414 [ 'mips_fpu_mode=="fp64"', { 422 [ 'mips_fpu_mode=="fp64"', {
415 'defines': [ 423 'defines': [
416 '_MIPS_ARCH_MIPS32R2', 424 '_MIPS_ARCH_MIPS32R2',
417 'FPU_MODE_FP64', 425 'FPU_MODE_FP64',
418 ], 426 ],
419 'cflags': ['-mfp64'], 427 'cflags': ['-mfp64'],
420 }], 428 }],
421 ['mips_fpu_mode=="fpxx"', { 429 ['mips_fpu_mode=="fpxx"', {
422 'defines': [ 430 'defines': [
423 '_MIPS_ARCH_MIPS32R2', 431 '_MIPS_ARCH_MIPS32R2',
424 'FPU_MODE_FPXX', 432 'FPU_MODE_FPXX',
425 ], 433 ],
426 'cflags': ['-mfpxx'], 434 'cflags': ['-mfpxx'],
427 }], 435 }],
428 ['mips_fpu_mode=="fp32"', { 436 ['mips_fpu_mode=="fp32"', {
429 'defines': [ 437 'defines': [
430 '_MIPS_ARCH_MIPS32R2', 438 '_MIPS_ARCH_MIPS32R2',
431 'FPU_MODE_FP32', 439 'FPU_MODE_FP32',
432 ], 440 ],
433 'cflags': ['-mfp32'], 441 'cflags': ['-mfp32'],
434 }], 442 }],
435 ], 443 ],
436 'cflags': ['-mips32r2', '-Wa,-mips32r2'], 444 'conditions': [
445 [ 'clang==0', {
446 'cflags': ['-Wa,-mips32r2'],
447 }],
448 ],
449 'cflags': ['-mips32r2'],
437 'ldflags': ['-mips32r2'], 450 'ldflags': ['-mips32r2'],
438 }], 451 }],
439 ['mips_arch_variant=="r1"', { 452 ['mips_arch_variant=="r1"', {
440 'defines': [ 453 'defines': [
441 'FPU_MODE_FP32', 454 'FPU_MODE_FP32',
442 ], 455 ],
443 'cflags!': ['-mfp64', '-mfpxx'], 456 'cflags!': ['-mfp64', '-mfpxx'],
444 'cflags': ['-mips32', '-Wa,-mips32'], 457 'conditions': [
458 [ 'clang==0', {
459 'cflags': ['-Wa,-mips32'],
460 }],
461 ],
462 'cflags': ['-mips32'],
445 'ldflags': ['-mips32'], 463 'ldflags': ['-mips32'],
446 }], 464 }],
447 ['mips_arch_variant=="rx"', { 465 ['mips_arch_variant=="rx"', {
448 'defines': [ 466 'defines': [
449 '_MIPS_ARCH_MIPS32RX', 467 '_MIPS_ARCH_MIPS32RX',
450 'FPU_MODE_FPXX', 468 'FPU_MODE_FPXX',
451 ], 469 ],
452 'cflags!': ['-mfp64', '-mfp32'], 470 'cflags!': ['-mfp64', '-mfp32'],
453 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], 471 'conditions': [
472 [ 'clang==0', {
473 'cflags': ['-Wa,-mips32'],
474 }],
475 ],
476 'cflags': ['-mips32', '-mfpxx'],
454 'ldflags': ['-mips32'], 477 'ldflags': ['-mips32'],
455 }], 478 }],
456 ], 479 ],
457 }, { 480 }, {
458 # 'v8_target_arch!=target_arch' 481 # 'v8_target_arch!=target_arch'
459 # Target not built with an MIPS CXX compiler (simulator build). 482 # Target not built with an MIPS CXX compiler (simulator build).
460 'conditions': [ 483 'conditions': [
461 ['mips_arch_variant=="r6"', { 484 ['mips_arch_variant=="r6"', {
462 'defines': [ 485 'defines': [
463 '_MIPS_ARCH_MIPS32R6', 486 '_MIPS_ARCH_MIPS32R6',
(...skipping 118 matching lines...) Expand 10 before | Expand all | Expand 10 after
582 }, { 605 }, {
583 'cflags': ['-msoft-float'], 606 'cflags': ['-msoft-float'],
584 'ldflags': ['-msoft-float'], 607 'ldflags': ['-msoft-float'],
585 }], 608 }],
586 ['mips_arch_variant=="r6"', { 609 ['mips_arch_variant=="r6"', {
587 'defines': [ 610 'defines': [
588 '_MIPS_ARCH_MIPS32R6', 611 '_MIPS_ARCH_MIPS32R6',
589 'FPU_MODE_FP64', 612 'FPU_MODE_FP64',
590 ], 613 ],
591 'cflags!': ['-mfp32', '-mfpxx'], 614 'cflags!': ['-mfp32', '-mfpxx'],
592 'cflags': ['-mips32r6', '-Wa,-mips32r6'], 615 'conditions': [
616 [ 'clang==0', {
617 'cflags': ['-Wa,-mips32r6'],
618 }],
619 ],
620 'cflags': ['-mips32r6'],
593 'ldflags': ['-mips32r6'], 621 'ldflags': ['-mips32r6'],
594 }], 622 }],
595 ['mips_arch_variant=="r2"', { 623 ['mips_arch_variant=="r2"', {
596 'conditions': [ 624 'conditions': [
597 [ 'mips_fpu_mode=="fp64"', { 625 [ 'mips_fpu_mode=="fp64"', {
598 'defines': [ 626 'defines': [
599 '_MIPS_ARCH_MIPS32R2', 627 '_MIPS_ARCH_MIPS32R2',
600 'FPU_MODE_FP64', 628 'FPU_MODE_FP64',
601 ], 629 ],
602 'cflags': ['-mfp64'], 630 'cflags': ['-mfp64'],
603 }], 631 }],
604 ['mips_fpu_mode=="fpxx"', { 632 ['mips_fpu_mode=="fpxx"', {
605 'defines': [ 633 'defines': [
606 '_MIPS_ARCH_MIPS32R2', 634 '_MIPS_ARCH_MIPS32R2',
607 'FPU_MODE_FPXX', 635 'FPU_MODE_FPXX',
608 ], 636 ],
609 'cflags': ['-mfpxx'], 637 'cflags': ['-mfpxx'],
610 }], 638 }],
611 ['mips_fpu_mode=="fp32"', { 639 ['mips_fpu_mode=="fp32"', {
612 'defines': [ 640 'defines': [
613 '_MIPS_ARCH_MIPS32R2', 641 '_MIPS_ARCH_MIPS32R2',
614 'FPU_MODE_FP32', 642 'FPU_MODE_FP32',
615 ], 643 ],
616 'cflags': ['-mfp32'], 644 'cflags': ['-mfp32'],
617 }], 645 }],
618 ], 646 ],
619 'cflags': ['-mips32r2', '-Wa,-mips32r2'], 647 'conditions': [
648 [ 'clang==0', {
649 'cflags': ['-Wa,-mips32r2'],
650 }],
651 ],
652 'cflags': ['-mips32r2'],
620 'ldflags': ['-mips32r2'], 653 'ldflags': ['-mips32r2'],
621 }], 654 }],
622 ['mips_arch_variant=="r1"', { 655 ['mips_arch_variant=="r1"', {
623 'cflags!': ['-mfp64', '-mfpxx'], 656 'cflags!': ['-mfp64', '-mfpxx'],
624 'cflags': ['-mips32', '-Wa,-mips32'], 657 'conditions': [
658 [ 'clang==0', {
659 'cflags': ['-Wa,-mips32'],
660 }],
661 ],
662 'cflags': ['-mips32'],
625 'ldflags': ['-mips32'], 663 'ldflags': ['-mips32'],
626 }], 664 }],
627 ['mips_arch_variant=="rx"', { 665 ['mips_arch_variant=="rx"', {
628 'defines': [ 666 'defines': [
629 '_MIPS_ARCH_MIPS32RX', 667 '_MIPS_ARCH_MIPS32RX',
630 'FPU_MODE_FPXX', 668 'FPU_MODE_FPXX',
631 ], 669 ],
632 'cflags!': ['-mfp64', '-mfp32'], 670 'cflags!': ['-mfp64', '-mfp32'],
633 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], 671 'conditions': [
672 [ 'clang==0', {
673 'cflags': ['-Wa,-mips32'],
674 }],
675 ],
676 'cflags': ['-mips32', '-mfpxx'],
634 'ldflags': ['-mips32'], 677 'ldflags': ['-mips32'],
635 }], 678 }],
636 ['mips_arch_variant=="loongson"', { 679 ['mips_arch_variant=="loongson"', {
637 'defines': [ 680 'defines': [
638 '_MIPS_ARCH_LOONGSON', 681 '_MIPS_ARCH_LOONGSON',
639 'FPU_MODE_FP32', 682 'FPU_MODE_FP32',
640 ], 683 ],
641 'cflags!': ['-mfp64', '-mfpxx'], 684 'cflags!': ['-mfp64', '-mfpxx'],
642 'cflags': ['-mips3', '-Wa,-mips3', '-mfp32'], 685 'conditions': [
686 [ 'clang==0', {
687 'cflags': ['-Wa,-mips3'],
688 }],
689 ],
690 'cflags': ['-mips3', '-mfp32'],
643 }], 691 }],
644 ], 692 ],
645 }, { 693 }, {
646 # 'v8_target_arch!=target_arch' 694 # 'v8_target_arch!=target_arch'
647 # Target not built with an MIPS CXX compiler (simulator build). 695 # Target not built with an MIPS CXX compiler (simulator build).
648 'conditions': [ 696 'conditions': [
649 ['mips_arch_variant=="r6"', { 697 ['mips_arch_variant=="r6"', {
650 'defines': [ 698 'defines': [
651 '_MIPS_ARCH_MIPS32R6', 699 '_MIPS_ARCH_MIPS32R6',
652 'FPU_MODE_FP64', 700 'FPU_MODE_FP64',
(...skipping 140 matching lines...) Expand 10 before | Expand all | Expand 10 after
793 }], 841 }],
794 [ 'v8_use_mips_abi_hardfloat=="true"', { 842 [ 'v8_use_mips_abi_hardfloat=="true"', {
795 'cflags': ['-mhard-float'], 843 'cflags': ['-mhard-float'],
796 'ldflags': ['-mhard-float'], 844 'ldflags': ['-mhard-float'],
797 }, { 845 }, {
798 'cflags': ['-msoft-float'], 846 'cflags': ['-msoft-float'],
799 'ldflags': ['-msoft-float'], 847 'ldflags': ['-msoft-float'],
800 }], 848 }],
801 ['mips_arch_variant=="r6"', { 849 ['mips_arch_variant=="r6"', {
802 'defines': ['_MIPS_ARCH_MIPS64R6',], 850 'defines': ['_MIPS_ARCH_MIPS64R6',],
803 'cflags': ['-mips64r6', '-mabi=64', '-Wa,-mips64r6'], 851 'conditions': [
852 [ 'clang==0', {
853 'cflags': ['-Wa,-mips64r6'],
854 }],
855 ],
856 'cflags': ['-mips64r6', '-mabi=64'],
804 'ldflags': ['-mips64r6', '-mabi=64'], 857 'ldflags': ['-mips64r6', '-mabi=64'],
805 }], 858 }],
806 ['mips_arch_variant=="r2"', { 859 ['mips_arch_variant=="r2"', {
807 'defines': ['_MIPS_ARCH_MIPS64R2',], 860 'defines': ['_MIPS_ARCH_MIPS64R2',],
808 'cflags': ['-mips64r2', '-mabi=64', '-Wa,-mips64r2'], 861 'conditions': [
862 [ 'clang==0', {
863 'cflags': ['-Wa,-mips64r2'],
864 }],
865 ],
866 'cflags': ['-mips64r2', '-mabi=64'],
809 'ldflags': ['-mips64r2', '-mabi=64'], 867 'ldflags': ['-mips64r2', '-mabi=64'],
810 }], 868 }],
811 ], 869 ],
812 }, { 870 }, {
813 # 'v8_target_arch!=target_arch' 871 # 'v8_target_arch!=target_arch'
814 # Target not built with an MIPS CXX compiler (simulator build). 872 # Target not built with an MIPS CXX compiler (simulator build).
815 'conditions': [ 873 'conditions': [
816 ['mips_arch_variant=="r6"', { 874 ['mips_arch_variant=="r6"', {
817 'defines': ['_MIPS_ARCH_MIPS64R6',], 875 'defines': ['_MIPS_ARCH_MIPS64R6',],
818 }], 876 }],
(...skipping 454 matching lines...) Expand 10 before | Expand all | Expand 10 after
1273 ['v8_enable_slow_dchecks==1', { 1331 ['v8_enable_slow_dchecks==1', {
1274 'defines': [ 1332 'defines': [
1275 'ENABLE_SLOW_DCHECKS', 1333 'ENABLE_SLOW_DCHECKS',
1276 ], 1334 ],
1277 }], 1335 }],
1278 ], # conditions 1336 ], # conditions
1279 }, # Release 1337 }, # Release
1280 }, # configurations 1338 }, # configurations
1281 }, # target_defaults 1339 }, # target_defaults
1282 } 1340 }
OLDNEW
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698