Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(486)

Unified Diff: tests_lit/assembler/arm32/rsb.ll

Issue 1516063002: Add some missing encodings in the ARM integrated assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Clean up CL. Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
Index: tests_lit/assembler/arm32/rsb.ll
diff --git a/tests_lit/assembler/arm32/rsb.ll b/tests_lit/assembler/arm32/rsb.ll
index c5586bacab497e62fd0dd0577e86543e2b31513d..d0bd68c8c4094cddc4c6e8fbc836e9307727a5f1 100644
--- a/tests_lit/assembler/arm32/rsb.ll
+++ b/tests_lit/assembler/arm32/rsb.ll
@@ -1,5 +1,7 @@
; Show that we know how to translate rsb. Uses shl as example, because it
-; uses rsb for type i64
+; uses rsb for type i64.
+
+; Also shows an example of a register-shifted register (data) operation.
; REQUIRES: allow_dump
@@ -119,5 +121,20 @@ entry:
; IASM-NEXT: .byte 0x62
; IASM-NEXT: .byte 0xe2
+; ASM-NEXT: lsr r3, r0, r3
+; DIS-NEXT: 30: e1a03330
+; IASM-NEXT: .byte 0x30
+; IASM-NEXT: .byte 0x33
+; IASM-NEXT: .byte 0xa0
+; IASM-NEXT: .byte 0xe1
+
+; ***** Here is an example of a register-shifted register *****
+; ASM-NEXT: orr r1, r3, r1, lsl r2
+; DIS-NEXT: 34: e1831211
+; IASM-NEXT: .byte 0x11
+; IASM-NEXT: .byte 0x12
+; IASM-NEXT: .byte 0x83
+; IASM-NEXT: .byte 0xe1
+
ret i64 %result
}
« tests_lit/assembler/arm32/mov-reg.ll ('K') | « tests_lit/assembler/arm32/mov-reg.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698