| OLD | NEW |
| 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
| 2 // All Rights Reserved. | 2 // All Rights Reserved. |
| 3 // | 3 // |
| 4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
| 5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
| 6 // are met: | 6 // are met: |
| 7 // | 7 // |
| 8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
| 9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
| 10 // | 10 // |
| (...skipping 966 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 977 | 977 |
| 978 // Special register access | 978 // Special register access |
| 979 void crxor(int bt, int ba, int bb); | 979 void crxor(int bt, int ba, int bb); |
| 980 void crclr(int bt) { crxor(bt, bt, bt); } | 980 void crclr(int bt) { crxor(bt, bt, bt); } |
| 981 void creqv(int bt, int ba, int bb); | 981 void creqv(int bt, int ba, int bb); |
| 982 void crset(int bt) { creqv(bt, bt, bt); } | 982 void crset(int bt) { creqv(bt, bt, bt); } |
| 983 void mflr(Register dst); | 983 void mflr(Register dst); |
| 984 void mtlr(Register src); | 984 void mtlr(Register src); |
| 985 void mtctr(Register src); | 985 void mtctr(Register src); |
| 986 void mtxer(Register src); | 986 void mtxer(Register src); |
| 987 void mcrfs(int bf, int bfa); | 987 void mcrfs(CRegister cr, FPSCRBit bit); |
| 988 void mfcr(Register dst); | 988 void mfcr(Register dst); |
| 989 #if V8_TARGET_ARCH_PPC64 | 989 #if V8_TARGET_ARCH_PPC64 |
| 990 void mffprd(Register dst, DoubleRegister src); | 990 void mffprd(Register dst, DoubleRegister src); |
| 991 void mffprwz(Register dst, DoubleRegister src); | 991 void mffprwz(Register dst, DoubleRegister src); |
| 992 void mtfprd(DoubleRegister dst, Register src); | 992 void mtfprd(DoubleRegister dst, Register src); |
| 993 void mtfprwz(DoubleRegister dst, Register src); | 993 void mtfprwz(DoubleRegister dst, Register src); |
| 994 void mtfprwa(DoubleRegister dst, Register src); | 994 void mtfprwa(DoubleRegister dst, Register src); |
| 995 #endif | 995 #endif |
| 996 | 996 |
| 997 void function_descriptor(); | 997 void function_descriptor(); |
| (...skipping 66 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1064 RCBit rc = LeaveRC); | 1064 RCBit rc = LeaveRC); |
| 1065 void fctidu(const DoubleRegister frt, const DoubleRegister frb, | 1065 void fctidu(const DoubleRegister frt, const DoubleRegister frb, |
| 1066 RCBit rc = LeaveRC); | 1066 RCBit rc = LeaveRC); |
| 1067 void fctiduz(const DoubleRegister frt, const DoubleRegister frb, | 1067 void fctiduz(const DoubleRegister frt, const DoubleRegister frb, |
| 1068 RCBit rc = LeaveRC); | 1068 RCBit rc = LeaveRC); |
| 1069 void fsel(const DoubleRegister frt, const DoubleRegister fra, | 1069 void fsel(const DoubleRegister frt, const DoubleRegister fra, |
| 1070 const DoubleRegister frc, const DoubleRegister frb, | 1070 const DoubleRegister frc, const DoubleRegister frb, |
| 1071 RCBit rc = LeaveRC); | 1071 RCBit rc = LeaveRC); |
| 1072 void fneg(const DoubleRegister frt, const DoubleRegister frb, | 1072 void fneg(const DoubleRegister frt, const DoubleRegister frb, |
| 1073 RCBit rc = LeaveRC); | 1073 RCBit rc = LeaveRC); |
| 1074 void mtfsb0(FPSCRBit bit, RCBit rc = LeaveRC); |
| 1075 void mtfsb1(FPSCRBit bit, RCBit rc = LeaveRC); |
| 1074 void mtfsfi(int bf, int immediate, RCBit rc = LeaveRC); | 1076 void mtfsfi(int bf, int immediate, RCBit rc = LeaveRC); |
| 1075 void mffs(const DoubleRegister frt, RCBit rc = LeaveRC); | 1077 void mffs(const DoubleRegister frt, RCBit rc = LeaveRC); |
| 1076 void mtfsf(const DoubleRegister frb, bool L = 1, int FLM = 0, bool W = 0, | 1078 void mtfsf(const DoubleRegister frb, bool L = 1, int FLM = 0, bool W = 0, |
| 1077 RCBit rc = LeaveRC); | 1079 RCBit rc = LeaveRC); |
| 1078 void fsqrt(const DoubleRegister frt, const DoubleRegister frb, | 1080 void fsqrt(const DoubleRegister frt, const DoubleRegister frb, |
| 1079 RCBit rc = LeaveRC); | 1081 RCBit rc = LeaveRC); |
| 1080 void fabs(const DoubleRegister frt, const DoubleRegister frb, | 1082 void fabs(const DoubleRegister frt, const DoubleRegister frb, |
| 1081 RCBit rc = LeaveRC); | 1083 RCBit rc = LeaveRC); |
| 1082 void fmadd(const DoubleRegister frt, const DoubleRegister fra, | 1084 void fmadd(const DoubleRegister frt, const DoubleRegister fra, |
| 1083 const DoubleRegister frc, const DoubleRegister frb, | 1085 const DoubleRegister frc, const DoubleRegister frb, |
| (...skipping 377 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1461 | 1463 |
| 1462 | 1464 |
| 1463 class EnsureSpace BASE_EMBEDDED { | 1465 class EnsureSpace BASE_EMBEDDED { |
| 1464 public: | 1466 public: |
| 1465 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); } | 1467 explicit EnsureSpace(Assembler* assembler) { assembler->CheckBuffer(); } |
| 1466 }; | 1468 }; |
| 1467 } // namespace internal | 1469 } // namespace internal |
| 1468 } // namespace v8 | 1470 } // namespace v8 |
| 1469 | 1471 |
| 1470 #endif // V8_PPC_ASSEMBLER_PPC_H_ | 1472 #endif // V8_PPC_ASSEMBLER_PPC_H_ |
| OLD | NEW |