src/compiler/mips/code-generator-mips.cc - Issue 1510493002: MIPS: [turbofan] Combine ChangeFloat64ToInt32 with Float64Round ops.

Side by Side Diff: src/compiler/mips/code-generator-mips.cc

Issue 1510493002: MIPS: [turbofan] Combine ChangeFloat64ToInt32 with Float64Round ops. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master

Patch Set: Created 5 years ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

OLD	NEW
1 // Copyright 2014 the V8 project authors. All rights reserved.	1 // Copyright 2014 the V8 project authors. All rights reserved.

2 // Use of this source code is governed by a BSD-style license that can be	2 // Use of this source code is governed by a BSD-style license that can be

3 // found in the LICENSE file.	3 // found in the LICENSE file.

4	4

5 #include "src/ast/scopes.h"	5 #include "src/ast/scopes.h"

6 #include "src/compiler/code-generator.h"	6 #include "src/compiler/code-generator.h"

7 #include "src/compiler/code-generator-impl.h"	7 #include "src/compiler/code-generator-impl.h"

8 #include "src/compiler/gap-resolver.h"	8 #include "src/compiler/gap-resolver.h"

9 #include "src/compiler/node-matchers.h"	9 #include "src/compiler/node-matchers.h"

10 #include "src/compiler/osr.h"	10 #include "src/compiler/osr.h"

(...skipping 921 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
932 FPURegister scratch = kScratchDoubleReg;	932 FPURegister scratch = kScratchDoubleReg;

933 __ mtc1(i.InputRegister(0), scratch);	933 __ mtc1(i.InputRegister(0), scratch);

934 __ cvt_d_w(i.OutputDoubleRegister(), scratch);	934 __ cvt_d_w(i.OutputDoubleRegister(), scratch);

935 break;	935 break;

936 }	936 }

937 case kMipsCvtDUw: {	937 case kMipsCvtDUw: {

938 FPURegister scratch = kScratchDoubleReg;	938 FPURegister scratch = kScratchDoubleReg;

939 __ Cvt_d_uw(i.OutputDoubleRegister(), i.InputRegister(0), scratch);	939 __ Cvt_d_uw(i.OutputDoubleRegister(), i.InputRegister(0), scratch);

940 break;	940 break;

941 }	941 }

	942 case kMipsFloorWD: {

	943 FPURegister scratch = kScratchDoubleReg;

	944 __ floor_w_d(scratch, i.InputDoubleRegister(0));

	945 __ mfc1(i.OutputRegister(), scratch);

	946 break;

	947 }

	948 case kMipsCeilWD: {

	949 FPURegister scratch = kScratchDoubleReg;

	950 __ ceil_w_d(scratch, i.InputDoubleRegister(0));

	951 __ mfc1(i.OutputRegister(), scratch);

	952 break;

	953 }

	954 case kMipsRoundWD: {

	955 FPURegister scratch = kScratchDoubleReg;

	956 __ round_w_d(scratch, i.InputDoubleRegister(0));

	957 __ mfc1(i.OutputRegister(), scratch);

	958 break;

	959 }

942 case kMipsTruncWD: {	960 case kMipsTruncWD: {

943 FPURegister scratch = kScratchDoubleReg;	961 FPURegister scratch = kScratchDoubleReg;

944 // Other arches use round to zero here, so we follow.	962 // Other arches use round to zero here, so we follow.

945 __ trunc_w_d(scratch, i.InputDoubleRegister(0));	963 __ trunc_w_d(scratch, i.InputDoubleRegister(0));

946 __ mfc1(i.OutputRegister(), scratch);	964 __ mfc1(i.OutputRegister(), scratch);

947 break;	965 break;

948 }	966 }

949 case kMipsTruncUwD: {	967 case kMipsTruncUwD: {

950 FPURegister scratch = kScratchDoubleReg;	968 FPURegister scratch = kScratchDoubleReg;

951 // TODO(plind): Fix wrong param order of Trunc_uw_d() macro-asm function.	969 // TODO(plind): Fix wrong param order of Trunc_uw_d() macro-asm function.

(...skipping 699 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
1651 padding_size -= v8::internal::Assembler::kInstrSize;	1669 padding_size -= v8::internal::Assembler::kInstrSize;

1652 }	1670 }

1653 }	1671 }

1654 }	1672 }

1655	1673

1656 #undef __	1674 #undef __

1657	1675

1658 } // namespace compiler	1676 } // namespace compiler

1659 } // namespace internal	1677 } // namespace internal

1660 } // namespace v8	1678 } // namespace v8

OLD	NEW

« no previous file with comments | « no previous file | src/compiler/mips/instruction-codes-mips.h » ('j') | no next file with comments »