Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(255)

Unified Diff: tests_lit/llvm2ice_tests/nonsfi.ll

Issue 1506653002: Subzero: Add Non-SFI support for x86-32. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Code review changes Created 4 years, 12 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/adv-switch-opt.ll ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/nonsfi.ll
diff --git a/tests_lit/llvm2ice_tests/nonsfi.ll b/tests_lit/llvm2ice_tests/nonsfi.ll
new file mode 100644
index 0000000000000000000000000000000000000000..bf40f16007b029ac4f05014799c9c427a1bd4f1a
--- /dev/null
+++ b/tests_lit/llvm2ice_tests/nonsfi.ll
@@ -0,0 +1,115 @@
+; RUN: %p2i -i %s --filetype=obj --assemble --disassemble --args -O2 -nonsfi=1 \
+; RUN: | FileCheck --check-prefix=NONSFI %s
+; RUN: %p2i -i %s --filetype=obj --assemble --disassemble --args -O2 -nonsfi=0 \
+; RUN: | FileCheck --check-prefix=DEFAULT %s
+
+@G1 = internal global [4 x i8] zeroinitializer, align 4
+@G2 = internal global [4 x i8] zeroinitializer, align 4
+
+define internal void @testCallRegular() {
+entry:
+ call void @testCallRegular()
+ ret void
+}
+; Expect a simple direct call to testCallRegular.
+; NONSFI-LABEL: testCallRegular
+; NONSFI: call {{.*}} R_386_PC32 testCallRegular
+; DEFAULT-LABEL: testCallRegular
+
+define internal double @testCallBuiltin(double %val) {
+entry:
+ %result = frem double %val, %val
+ ret double %result
+}
+; Expect a simple direct call to fmod.
+; NONSFI-LABEL: testCallBuiltin
+; NONSFI: call {{.*}} R_386_PC32 fmod
+; DEFAULT-LABEL: testCallBuiltin
+
+define internal i32 @testLoadBasic() {
+entry:
+ %a = bitcast [4 x i8]* @G1 to i32*
+ %b = load i32, i32* %a, align 1
+ ret i32 %b
+}
+; Expect a load with a R_386_GOTOFF relocation.
+; NONSFI-LABEL: testLoadBasic
+; NONSFI: mov {{.*}} R_386_GOTOFF G1
+; DEFAULT-LABEL: testLoadBasic
+
+define internal i32 @testLoadFixedOffset() {
+entry:
+ %a = ptrtoint [4 x i8]* @G1 to i32
+ %a1 = add i32 %a, 4
+ %a2 = inttoptr i32 %a1 to i32*
+ %b = load i32, i32* %a2, align 1
+ ret i32 %b
+}
+; Expect a load with a R_386_GOTOFF relocation plus an immediate offset.
+; NONSFI-LABEL: testLoadFixedOffset
+; NONSFI: mov {{.*}}+0x4] {{.*}} R_386_GOTOFF G1
+; DEFAULT-LABEL: testLoadFixedOffset
+
+define internal i32 @testLoadIndexed(i32 %idx) {
+entry:
+ %a = ptrtoint [4 x i8]* @G1 to i32
+ %a0 = mul i32 %idx, 4
+ %a1 = add i32 %a0, 12
+ %a2 = add i32 %a1, %a
+ %a3 = inttoptr i32 %a2 to i32*
+ %b = load i32, i32* %a3, align 1
+ ret i32 %b
+}
+; Expect a load with a R_386_GOTOFF relocation plus an immediate offset, plus a
+; scaled index register.
+; NONSFI-LABEL: testLoadIndexed
+; NONSFI: mov {{.*}}*4+0xc] {{.*}} R_386_GOTOFF G1
+; DEFAULT-LABEL: testLoadIndexed
+
+define internal i32 @testLoadIndexedBase(i32 %base, i32 %idx) {
+entry:
+ %a = ptrtoint [4 x i8]* @G1 to i32
+ %a0 = mul i32 %idx, 4
+ %a1 = add i32 %a0, %base
+ %a2 = add i32 %a1, %a
+ %a3 = add i32 %a2, 12
+ %a4 = inttoptr i32 %a3 to i32*
+ %b = load i32, i32* %a4, align 1
+ ret i32 %b
+}
+; Expect a load with a R_386_GOTOFF relocation plus an immediate offset, but
+; without the scaled index.
+; NONSFI-LABEL: testLoadIndexedBase
+; NONSFI: mov {{.*}}*1+0xc] {{.*}} R_386_GOTOFF G1
+; By contrast, without -nonsfi, expect a load with a *R_386_32* relocation plus
+; an immediate offset, and *with* the scaled index.
+; DEFAULT-LABEL: testLoadIndexedBase
+; DEFAULT: mov {{.*}},DWORD PTR [{{.*}}+{{.*}}*4+0xc] {{.*}} R_386_32 G1
+
+define internal i32 @testLoadOpt() {
+entry:
+ %a = bitcast [4 x i8]* @G1 to i32*
+ %b = load i32, i32* %a, align 1
+ %c = bitcast [4 x i8]* @G2 to i32*
+ %d = load i32, i32* %c, align 1
+ %e = add i32 %b, %d
+ ret i32 %e
+}
+; Expect a load-folding optimization with a R_386_GOTOFF relocation.
+; NONSFI-LABEL: testLoadOpt
+; NONSFI: mov [[REG:e..]],{{.*}}+0x0] {{.*}} R_386_GOTOFF G1
+; NONSFI-NEXT: add [[REG]],{{.*}}+0x0] {{.*}} R_386_GOTOFF G2
+; DEFAULT-LABEL: testLoadOpt
+
+define internal void @testRMW() {
+entry:
+ %a = bitcast [4 x i8]* @G1 to i32*
+ %b = load i32, i32* %a, align 1
+ %c = add i32 %b, 1234
+ store i32 %c, i32* %a, align 1
+ ret void
+}
+; Expect an RMW optimization with a R_386_GOTOFF relocation.
+; NONSFI-LABEL: testRMW
+; NONSFI: add DWORD PTR {{.*}}+0x0],0x4d2 {{.*}} R_386_GOTOFF G1
+; DEFAULT-LABEL: testRMW
« no previous file with comments | « tests_lit/llvm2ice_tests/adv-switch-opt.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698