Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1111)

Side by Side Diff: src/IceTargetLoweringARM32.cpp

Issue 1488913002: fix doxygen brief in subzero header files (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Make changes suggested by stichnot. Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLoweringARM32.h ('k') | src/IceTargetLoweringMIPS32.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringARM32.cpp - ARM32 lowering ------------===// 1 //===- subzero/src/IceTargetLoweringARM32.cpp - ARM32 lowering ------------===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
11 /// This file implements the TargetLoweringARM32 class, which consists almost 11 /// \brief Implements the TargetLoweringARM32 class, which consists almost
12 /// entirely of the lowering sequence for each high-level instruction. 12 /// entirely of the lowering sequence for each high-level instruction.
13 /// 13 ///
14 //===----------------------------------------------------------------------===// 14 //===----------------------------------------------------------------------===//
15 #include "IceTargetLoweringARM32.h" 15 #include "IceTargetLoweringARM32.h"
16 16
17 #include "IceCfg.h" 17 #include "IceCfg.h"
18 #include "IceCfgNode.h" 18 #include "IceCfgNode.h"
19 #include "IceClFlags.h" 19 #include "IceClFlags.h"
20 #include "IceDefs.h" 20 #include "IceDefs.h"
21 #include "IceELFObjectWriter.h" 21 #include "IceELFObjectWriter.h"
(...skipping 5936 matching lines...) Expand 10 before | Expand all | Expand 10 after
5958 // Technically R9 is used for TLS with Sandboxing, and we reserve it. 5958 // Technically R9 is used for TLS with Sandboxing, and we reserve it.
5959 // However, for compatibility with current NaCl LLVM, don't claim that. 5959 // However, for compatibility with current NaCl LLVM, don't claim that.
5960 Str << ".eabi_attribute 14, 3 @ Tag_ABI_PCS_R9_use: Not used\n"; 5960 Str << ".eabi_attribute 14, 3 @ Tag_ABI_PCS_R9_use: Not used\n";
5961 } 5961 }
5962 5962
5963 llvm::SmallBitVector TargetARM32::TypeToRegisterSet[IceType_NUM]; 5963 llvm::SmallBitVector TargetARM32::TypeToRegisterSet[IceType_NUM];
5964 llvm::SmallBitVector TargetARM32::RegisterAliases[RegARM32::Reg_NUM]; 5964 llvm::SmallBitVector TargetARM32::RegisterAliases[RegARM32::Reg_NUM];
5965 llvm::SmallBitVector TargetARM32::ScratchRegs; 5965 llvm::SmallBitVector TargetARM32::ScratchRegs;
5966 5966
5967 } // end of namespace Ice 5967 } // end of namespace Ice
OLDNEW
« no previous file with comments | « src/IceTargetLoweringARM32.h ('k') | src/IceTargetLoweringMIPS32.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698