OLD | NEW |
---|---|
1 //===- subzero/src/IceTargetLoweringX86RegClass.h - x86 reg class -*- C++ -*-=// | 1 //===- subzero/src/IceTargetLoweringX86RegClass.h - x86 reg class -*- C++ -*-=// |
2 // | 2 // |
3 // The Subzero Code Generator | 3 // The Subzero Code Generator |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 /// | 9 /// |
10 /// \file | 10 /// \file |
11 /// This file declares the X86 register class extensions. | 11 /// \brief eclares the X86 register class extensions. |
Jim Stichnoth
2015/12/01 18:41:16
Declares
rkotlerimgtec
2015/12/02 01:32:48
Done.
| |
12 /// | 12 /// |
13 //===----------------------------------------------------------------------===// | 13 //===----------------------------------------------------------------------===// |
14 | 14 |
15 #ifndef SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H | 15 #ifndef SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H |
16 #define SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H | 16 #define SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H |
17 | 17 |
18 #include "IceOperand.h" // RC_Target | 18 #include "IceOperand.h" // RC_Target |
19 | 19 |
20 namespace Ice { | 20 namespace Ice { |
21 namespace X86Internal { | 21 namespace X86Internal { |
22 | 22 |
23 // Extend enum RegClass with x86-specific register classes. | 23 // Extend enum RegClass with x86-specific register classes. |
24 enum RegClassX86 : uint8_t { | 24 enum RegClassX86 : uint8_t { |
25 RCX86_Is64To8 = RC_Target, // 64-bit GPR trivially truncable to 8-bit | 25 RCX86_Is64To8 = RC_Target, // 64-bit GPR trivially truncable to 8-bit |
26 RCX86_Is32To8, // 32-bit GPR trivially truncable to 8-bit | 26 RCX86_Is32To8, // 32-bit GPR trivially truncable to 8-bit |
27 RCX86_Is16To8, // 16-bit GPR trivially truncable to 8-bit | 27 RCX86_Is16To8, // 16-bit GPR trivially truncable to 8-bit |
28 RCX86_IsTrunc8Rcvr, // 8-bit GPR that can receive a trunc operation | 28 RCX86_IsTrunc8Rcvr, // 8-bit GPR that can receive a trunc operation |
29 RCX86_IsAhRcvr, // 8-bit GPR that can be a mov dest from %ah | 29 RCX86_IsAhRcvr, // 8-bit GPR that can be a mov dest from %ah |
30 RCX86_NUM | 30 RCX86_NUM |
31 }; | 31 }; |
32 | 32 |
33 } // end of namespace X86Internal | 33 } // end of namespace X86Internal |
34 } // end of namespace Ice | 34 } // end of namespace Ice |
35 | 35 |
36 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H | 36 #endif // SUBZERO_SRC_ICETARGETLOWERINGX86REGCLASS_H |
OLD | NEW |