Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(3533)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: tests_lit/assembler/arm32/branch-mult-fwd.ll

Issue 1486263002: More coverage of load/stores in ARM integrated assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix remaining issue in patch set 2. Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceInstARM32.h ('k') | tests_lit/assembler/arm32/ldr-shift.ll » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/assembler/arm32/branch-mult-fwd.ll
diff --git a/tests_lit/assembler/arm32/branch-mult-fwd.ll b/tests_lit/assembler/arm32/branch-mult-fwd.ll
index ff3e97a5fab41280bddd25061cf8ddc874f0fe28..6f87f8af3367d8580ef9c52b732583d698dd4c35 100644
--- a/tests_lit/assembler/arm32/branch-mult-fwd.ll
+++ b/tests_lit/assembler/arm32/branch-mult-fwd.ll
@@ -20,33 +20,30 @@
define internal void @mult_fwd_branches(i32 %a, i32 %b) {
; ASM-LABEL:mult_fwd_branches:
-; ASM-LABEL:.Lmult_fwd_branches$__0:
-
-; ASM-NEXT: sub sp, sp, #12
-; ASM-NEXT: str r0, [sp, #8]
-; ASM-NEXT: # [sp, #8] = def.pseudo
-; ASM-NEXT: str r1, [sp, #4]
-; ASM-NEXT: # [sp, #4] = def.pseudo
-
; DIS-LABEL:00000000 <mult_fwd_branches>:
-
-; DIS-NEXT: 0: e24dd00c
-; DIS-NEXT: 4: e58d0008
-; DIS-NEXT: 8: e58d1004
-
; IASM-LABEL:mult_fwd_branches:
+
+; ASM-LABEL:.Lmult_fwd_branches$__0:
; IASM-LABEL:.Lmult_fwd_branches$__0:
+; ASM-NEXT: sub sp, sp, #12
+; DIS-NEXT: 0: e24dd00c
; IASM-NEXT: .byte 0xc
; IASM-NEXT: .byte 0xd0
; IASM-NEXT: .byte 0x4d
; IASM-NEXT: .byte 0xe2
+; ASM-NEXT: str r0, [sp, #8]
+; ASM-NEXT: # [sp, #8] = def.pseudo
+; DIS-NEXT: 4: e58d0008
; IASM-NEXT: .byte 0x8
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x8d
; IASM-NEXT: .byte 0xe5
+; ASM-NEXT: str r1, [sp, #4]
+; ASM-NEXT: # [sp, #4] = def.pseudo
+; DIS-NEXT: 8: e58d1004
; IASM-NEXT: .byte 0x4
; IASM-NEXT: .byte 0x10
; IASM-NEXT: .byte 0x8d
@@ -55,71 +52,73 @@ define internal void @mult_fwd_branches(i32 %a, i32 %b) {
%cmp = icmp slt i32 %a, %b
; ASM-NEXT: mov r0, #0
-; ASM-NEXT: ldr r1, [sp, #8]
-; ASM-NEXT: ldr r2, [sp, #4]
-; ASM-NEXT: cmp r1, r2
-; ASM-NEXT: movlt r0, #1
-; ASM-NEXT: strb r0, [sp]
-; ASM-NEXT: # [sp] = def.pseudo
-
; DIS-NEXT: c: e3a00000
-; DIS-NEXT: 10: e59d1008
-; DIS-NEXT: 14: e59d2004
-; DIS-NEXT: 18: e1510002
-; DIS-NEXT: 1c: b3a00001
-; DIS-NEXT: 20: e5cd0000
-
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0xa0
; IASM-NEXT: .byte 0xe3
+; ASM-NEXT: ldr r1, [sp, #8]
+; DIS-NEXT: 10: e59d1008
; IASM-NEXT: .byte 0x8
; IASM-NEXT: .byte 0x10
; IASM-NEXT: .byte 0x9d
; IASM-NEXT: .byte 0xe5
+; ASM-NEXT: ldr r2, [sp, #4]
+; DIS-NEXT: 14: e59d2004
; IASM-NEXT: .byte 0x4
; IASM-NEXT: .byte 0x20
; IASM-NEXT: .byte 0x9d
; IASM-NEXT: .byte 0xe5
+; ASM-NEXT: cmp r1, r2
+; DIS-NEXT: 18: e1510002
; IASM-NEXT: .byte 0x2
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x51
; IASM-NEXT: .byte 0xe1
+; ASM-NEXT: movlt r0, #1
+; DIS-NEXT: 1c: b3a00001
; IASM-NEXT: .byte 0x1
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0xa0
; IASM-NEXT: .byte 0xb3
-; IASM-NEXT: strb r0, [sp]
+; ASM-NEXT: strb r0, [sp]
+; ASM-NEXT: # [sp] = def.pseudo
+; DIS-NEXT: 20: e5cd0000
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xcd
+; IASM-NEXT: .byte 0xe5
br i1 %cmp, label %then, label %else
; ASM-NEXT: ldrb r0, [sp]
-; ASM-NEXT: tst r0, #1
-; ASM-NEXT: bne .Lmult_fwd_branches$then
-; ASM-NEXT: b .Lmult_fwd_branches$else
-
; DIS-NEXT: 24: e5dd0000
-; DIS-NEXT: 28: e3100001
-; DIS-NEXT: 2c: 1a000000
-; DIS-NEXT: 30: ea000000
-
-; IASM-NEXT: ldrb r0, [sp]
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0x0
+; IASM-NEXT: .byte 0xdd
+; IASM-NEXT: .byte 0xe5
+; ASM-NEXT: tst r0, #1
+; DIS-NEXT: 28: e3100001
; IASM-NEXT: .byte 0x1
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x10
; IASM-NEXT: .byte 0xe3
+; ASM-NEXT: bne .Lmult_fwd_branches$then
+; DIS-NEXT: 2c: 1a000000
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x1a
+; ASM-NEXT: b .Lmult_fwd_branches$else
+; DIS-NEXT: 30: ea000000
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
@@ -130,10 +129,9 @@ then:
; IASM-LABEL:.Lmult_fwd_branches$then:
br label %end
-; ASM-NEXT: b .Lmult_fwd_branches$end
+; ASM-NEXT: b .Lmult_fwd_branches$end
; DIS-NEXT: 34: ea000000
-
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
; IASM-NEXT: .byte 0x0
@@ -145,9 +143,7 @@ else:
br label %end
; ASM-NEXT: b .Lmult_fwd_branches$end
-
; DIS-NEXT: 38: eaffffff
-
; IASM-NEXT: .byte 0xff
; IASM-NEXT: .byte 0xff
; IASM-NEXT: .byte 0xff
@@ -161,16 +157,14 @@ end:
ret void
; ASM-NEXT: add sp, sp, #12
-; ASM-NEXT: bx lr
-
; DIS-NEXT: 3c: e28dd00c
-; DIS-NEXT: 40: e12fff1e
-
; IASM-NEXT: .byte 0xc
; IASM-NEXT: .byte 0xd0
; IASM-NEXT: .byte 0x8d
; IASM-NEXT: .byte 0xe2
+; ASM-NEXT: bx lr
+; DIS-NEXT: 40: e12fff1e
; IASM-NEXT: .byte 0x1e
; IASM-NEXT: .byte 0xff
; IASM-NEXT: .byte 0x2f
« no previous file with comments | « src/IceInstARM32.h ('k') | tests_lit/assembler/arm32/ldr-shift.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698