OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
7 | 7 |
8 namespace v8 { | 8 namespace v8 { |
9 namespace internal { | 9 namespace internal { |
10 namespace compiler { | 10 namespace compiler { |
(...skipping 64 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
75 V(Mips64Float32RoundDown) \ | 75 V(Mips64Float32RoundDown) \ |
76 V(Mips64Float32RoundTruncate) \ | 76 V(Mips64Float32RoundTruncate) \ |
77 V(Mips64Float32RoundUp) \ | 77 V(Mips64Float32RoundUp) \ |
78 V(Mips64Float32RoundTiesEven) \ | 78 V(Mips64Float32RoundTiesEven) \ |
79 V(Mips64CvtSD) \ | 79 V(Mips64CvtSD) \ |
80 V(Mips64CvtDS) \ | 80 V(Mips64CvtDS) \ |
81 V(Mips64TruncWD) \ | 81 V(Mips64TruncWD) \ |
82 V(Mips64TruncLS) \ | 82 V(Mips64TruncLS) \ |
83 V(Mips64TruncLD) \ | 83 V(Mips64TruncLD) \ |
84 V(Mips64TruncUwD) \ | 84 V(Mips64TruncUwD) \ |
| 85 V(Mips64TruncUlS) \ |
85 V(Mips64TruncUlD) \ | 86 V(Mips64TruncUlD) \ |
86 V(Mips64CvtDW) \ | 87 V(Mips64CvtDW) \ |
87 V(Mips64CvtSL) \ | 88 V(Mips64CvtSL) \ |
88 V(Mips64CvtSUl) \ | 89 V(Mips64CvtSUl) \ |
89 V(Mips64CvtDL) \ | 90 V(Mips64CvtDL) \ |
90 V(Mips64CvtDUw) \ | 91 V(Mips64CvtDUw) \ |
91 V(Mips64CvtDUl) \ | 92 V(Mips64CvtDUl) \ |
92 V(Mips64Lb) \ | 93 V(Mips64Lb) \ |
93 V(Mips64Lbu) \ | 94 V(Mips64Lbu) \ |
94 V(Mips64Sb) \ | 95 V(Mips64Sb) \ |
(...skipping 40 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
135 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 136 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
136 V(MRI) /* [%r0 + K] */ \ | 137 V(MRI) /* [%r0 + K] */ \ |
137 V(MRR) /* [%r0 + %r1] */ | 138 V(MRR) /* [%r0 + %r1] */ |
138 | 139 |
139 | 140 |
140 } // namespace compiler | 141 } // namespace compiler |
141 } // namespace internal | 142 } // namespace internal |
142 } // namespace v8 | 143 } // namespace v8 |
143 | 144 |
144 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ | 145 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ |
OLD | NEW |