Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(166)

Side by Side Diff: src/mips64/assembler-mips64.cc

Issue 1480623002: Never call CpuFeatures::FlushICache directly (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: updates Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/mips/macro-assembler-mips.cc ('k') | src/mips64/assembler-mips64-inl.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 3256 matching lines...) Expand 10 before | Expand all | Expand 10 after
3267 // ori rt, rt, lower-16. 3267 // ori rt, rt, lower-16.
3268 // dsll rt, rt, 16. 3268 // dsll rt, rt, 16.
3269 // ori rt rt, lower-16. 3269 // ori rt rt, lower-16.
3270 *p = LUI | (rt_code << kRtShift) | ((itarget >> 32) & kImm16Mask); 3270 *p = LUI | (rt_code << kRtShift) | ((itarget >> 32) & kImm16Mask);
3271 *(p + 1) = ORI | (rt_code << kRtShift) | (rt_code << kRsShift) 3271 *(p + 1) = ORI | (rt_code << kRtShift) | (rt_code << kRsShift)
3272 | ((itarget >> 16) & kImm16Mask); 3272 | ((itarget >> 16) & kImm16Mask);
3273 *(p + 3) = ORI | (rt_code << kRsShift) | (rt_code << kRtShift) 3273 *(p + 3) = ORI | (rt_code << kRsShift) | (rt_code << kRtShift)
3274 | (itarget & kImm16Mask); 3274 | (itarget & kImm16Mask);
3275 3275
3276 if (icache_flush_mode != SKIP_ICACHE_FLUSH) { 3276 if (icache_flush_mode != SKIP_ICACHE_FLUSH) {
3277 CpuFeatures::FlushICache(pc, 4 * Assembler::kInstrSize); 3277 Assembler::FlushICacheWithoutIsolate(pc, 4 * Assembler::kInstrSize);
3278 } 3278 }
3279 } 3279 }
3280 3280
3281 3281
3282 } // namespace internal 3282 } // namespace internal
3283 } // namespace v8 3283 } // namespace v8
3284 3284
3285 #endif // V8_TARGET_ARCH_MIPS64 3285 #endif // V8_TARGET_ARCH_MIPS64
OLDNEW
« no previous file with comments | « src/mips/macro-assembler-mips.cc ('k') | src/mips64/assembler-mips64-inl.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698