Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(482)

Side by Side Diff: src/full-codegen/mips64/full-codegen-mips64.cc

Issue 1474763008: Always pass an Isolate to AssemblerBase (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: updates Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/full-codegen/mips/full-codegen-mips.cc ('k') | src/full-codegen/ppc/full-codegen-ppc.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #if V8_TARGET_ARCH_MIPS64 5 #if V8_TARGET_ARCH_MIPS64
6 6
7 // Note on Mips implementation: 7 // Note on Mips implementation:
8 // 8 //
9 // The result_register() for mips is the 'v0' register, which is defined 9 // The result_register() for mips is the 'v0' register, which is defined
10 // by the ABI to contain function return values. However, the first 10 // by the ABI to contain function return values. However, the first
(...skipping 4895 matching lines...) Expand 10 before | Expand all | Expand 10 after
4906 4906
4907 #undef __ 4907 #undef __
4908 4908
4909 4909
4910 void BackEdgeTable::PatchAt(Code* unoptimized_code, 4910 void BackEdgeTable::PatchAt(Code* unoptimized_code,
4911 Address pc, 4911 Address pc,
4912 BackEdgeState target_state, 4912 BackEdgeState target_state,
4913 Code* replacement_code) { 4913 Code* replacement_code) {
4914 static const int kInstrSize = Assembler::kInstrSize; 4914 static const int kInstrSize = Assembler::kInstrSize;
4915 Address branch_address = pc - 8 * kInstrSize; 4915 Address branch_address = pc - 8 * kInstrSize;
4916 CodePatcher patcher(branch_address, 1); 4916 CodePatcher patcher(unoptimized_code->GetIsolate(), branch_address, 1);
4917 4917
4918 switch (target_state) { 4918 switch (target_state) {
4919 case INTERRUPT: 4919 case INTERRUPT:
4920 // slt at, a3, zero_reg (in case of count based interrupts) 4920 // slt at, a3, zero_reg (in case of count based interrupts)
4921 // beq at, zero_reg, ok 4921 // beq at, zero_reg, ok
4922 // lui t9, <interrupt stub address> upper 4922 // lui t9, <interrupt stub address> upper
4923 // ori t9, <interrupt stub address> u-middle 4923 // ori t9, <interrupt stub address> u-middle
4924 // dsll t9, t9, 16 4924 // dsll t9, t9, 16
4925 // ori t9, <interrupt stub address> lower 4925 // ori t9, <interrupt stub address> lower
4926 // jalr t9 4926 // jalr t9
(...skipping 57 matching lines...) Expand 10 before | Expand all | Expand 10 after
4984 reinterpret_cast<uint64_t>( 4984 reinterpret_cast<uint64_t>(
4985 isolate->builtins()->OsrAfterStackCheck()->entry())); 4985 isolate->builtins()->OsrAfterStackCheck()->entry()));
4986 return OSR_AFTER_STACK_CHECK; 4986 return OSR_AFTER_STACK_CHECK;
4987 } 4987 }
4988 4988
4989 4989
4990 } // namespace internal 4990 } // namespace internal
4991 } // namespace v8 4991 } // namespace v8
4992 4992
4993 #endif // V8_TARGET_ARCH_MIPS64 4993 #endif // V8_TARGET_ARCH_MIPS64
OLDNEW
« no previous file with comments | « src/full-codegen/mips/full-codegen-mips.cc ('k') | src/full-codegen/ppc/full-codegen-ppc.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698