Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(516)

Side by Side Diff: src/compiler/arm64/instruction-codes-arm64.h

Issue 1471913006: [turbofan] Implemented the optional Float32RoundDown operator. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Removed a debugging printf. Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 70 matching lines...) Expand 10 before | Expand all | Expand 10 after
81 V(Arm64PokePair) \ 81 V(Arm64PokePair) \
82 V(Arm64Float32Cmp) \ 82 V(Arm64Float32Cmp) \
83 V(Arm64Float32Add) \ 83 V(Arm64Float32Add) \
84 V(Arm64Float32Sub) \ 84 V(Arm64Float32Sub) \
85 V(Arm64Float32Mul) \ 85 V(Arm64Float32Mul) \
86 V(Arm64Float32Div) \ 86 V(Arm64Float32Div) \
87 V(Arm64Float32Max) \ 87 V(Arm64Float32Max) \
88 V(Arm64Float32Min) \ 88 V(Arm64Float32Min) \
89 V(Arm64Float32Abs) \ 89 V(Arm64Float32Abs) \
90 V(Arm64Float32Sqrt) \ 90 V(Arm64Float32Sqrt) \
91 V(Arm64Float32RoundDown) \
91 V(Arm64Float64Cmp) \ 92 V(Arm64Float64Cmp) \
92 V(Arm64Float64Add) \ 93 V(Arm64Float64Add) \
93 V(Arm64Float64Sub) \ 94 V(Arm64Float64Sub) \
94 V(Arm64Float64Mul) \ 95 V(Arm64Float64Mul) \
95 V(Arm64Float64Div) \ 96 V(Arm64Float64Div) \
96 V(Arm64Float64Mod) \ 97 V(Arm64Float64Mod) \
97 V(Arm64Float64Max) \ 98 V(Arm64Float64Max) \
98 V(Arm64Float64Min) \ 99 V(Arm64Float64Min) \
99 V(Arm64Float64Abs) \ 100 V(Arm64Float64Abs) \
100 V(Arm64Float64Neg) \ 101 V(Arm64Float64Neg) \
(...skipping 60 matching lines...) Expand 10 before | Expand all | Expand 10 after
161 V(Operand2_R_UXTB) /* %r0 UXTB (unsigned extend byte) */ \ 162 V(Operand2_R_UXTB) /* %r0 UXTB (unsigned extend byte) */ \
162 V(Operand2_R_UXTH) /* %r0 UXTH (unsigned extend halfword) */ \ 163 V(Operand2_R_UXTH) /* %r0 UXTH (unsigned extend halfword) */ \
163 V(Operand2_R_SXTB) /* %r0 SXTB (signed extend byte) */ \ 164 V(Operand2_R_SXTB) /* %r0 SXTB (signed extend byte) */ \
164 V(Operand2_R_SXTH) /* %r0 SXTH (signed extend halfword) */ 165 V(Operand2_R_SXTH) /* %r0 SXTH (signed extend halfword) */
165 166
166 } // namespace compiler 167 } // namespace compiler
167 } // namespace internal 168 } // namespace internal
168 } // namespace v8 169 } // namespace v8
169 170
170 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 171 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698