Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(448)

Side by Side Diff: src/compiler/arm/instruction-codes-arm.h

Issue 1471913006: [turbofan] Implemented the optional Float32RoundDown operator. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Removed a debugging printf. Created 5 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 5 #ifndef V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
6 #define V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 6 #define V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 36 matching lines...) Expand 10 before | Expand all | Expand 10 after
47 V(ArmVcmpF32) \ 47 V(ArmVcmpF32) \
48 V(ArmVaddF32) \ 48 V(ArmVaddF32) \
49 V(ArmVsubF32) \ 49 V(ArmVsubF32) \
50 V(ArmVmulF32) \ 50 V(ArmVmulF32) \
51 V(ArmVmlaF32) \ 51 V(ArmVmlaF32) \
52 V(ArmVmlsF32) \ 52 V(ArmVmlsF32) \
53 V(ArmVdivF32) \ 53 V(ArmVdivF32) \
54 V(ArmVabsF32) \ 54 V(ArmVabsF32) \
55 V(ArmVnegF32) \ 55 V(ArmVnegF32) \
56 V(ArmVsqrtF32) \ 56 V(ArmVsqrtF32) \
57 V(ArmVrintmF32) \
57 V(ArmVcmpF64) \ 58 V(ArmVcmpF64) \
58 V(ArmVaddF64) \ 59 V(ArmVaddF64) \
59 V(ArmVsubF64) \ 60 V(ArmVsubF64) \
60 V(ArmVmulF64) \ 61 V(ArmVmulF64) \
61 V(ArmVmlaF64) \ 62 V(ArmVmlaF64) \
62 V(ArmVmlsF64) \ 63 V(ArmVmlsF64) \
63 V(ArmVdivF64) \ 64 V(ArmVdivF64) \
64 V(ArmVmodF64) \ 65 V(ArmVmodF64) \
65 V(ArmVabsF64) \ 66 V(ArmVabsF64) \
66 V(ArmVnegF64) \ 67 V(ArmVnegF64) \
(...skipping 46 matching lines...) Expand 10 before | Expand all | Expand 10 after
113 V(Operand2_R_ASR_R) /* %r0 ASR %r1 */ \ 114 V(Operand2_R_ASR_R) /* %r0 ASR %r1 */ \
114 V(Operand2_R_LSL_R) /* %r0 LSL %r1 */ \ 115 V(Operand2_R_LSL_R) /* %r0 LSL %r1 */ \
115 V(Operand2_R_LSR_R) /* %r0 LSR %r1 */ \ 116 V(Operand2_R_LSR_R) /* %r0 LSR %r1 */ \
116 V(Operand2_R_ROR_R) /* %r0 ROR %r1 */ 117 V(Operand2_R_ROR_R) /* %r0 ROR %r1 */
117 118
118 } // namespace compiler 119 } // namespace compiler
119 } // namespace internal 120 } // namespace internal
120 } // namespace v8 121 } // namespace v8
121 122
122 #endif // V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_ 123 #endif // V8_COMPILER_ARM_INSTRUCTION_CODES_ARM_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698