Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(2)

Side by Side Diff: src/IceTargetLoweringMIPS32.cpp

Issue 1458713002: Compute out arguments size (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Merge 32 and 64 bit argument size Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/IceTargetLoweringX8632Traits.h » ('j') | src/IceTargetLoweringX86BaseImpl.h » ('J')
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===// 1 //===- subzero/src/IceTargetLoweringMIPS32.cpp - MIPS32 lowering ----------===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 76 matching lines...) Expand 10 before | Expand all | Expand 10 after
87 } 87 }
88 88
89 void TargetMIPS32::translateO2() { 89 void TargetMIPS32::translateO2() {
90 TimerMarker T(TimerStack::TT_O2, Func); 90 TimerMarker T(TimerStack::TT_O2, Func);
91 91
92 // TODO(stichnot): share passes with X86? 92 // TODO(stichnot): share passes with X86?
93 // https://code.google.com/p/nativeclient/issues/detail?id=4094 93 // https://code.google.com/p/nativeclient/issues/detail?id=4094
94 genTargetHelperCalls(); 94 genTargetHelperCalls();
95 95
96 // Merge Alloca instructions, and lay out the stack. 96 // Merge Alloca instructions, and lay out the stack.
97 static constexpr bool SortAndCombineAllocas = true; 97 static constexpr bool SortAndCombineAllocas = false;
98 Func->processAllocas(SortAndCombineAllocas); 98 Func->processAllocas(SortAndCombineAllocas);
99 Func->dump("After Alloca processing"); 99 Func->dump("After Alloca processing");
100 100
101 if (!Ctx->getFlags().getPhiEdgeSplit()) { 101 if (!Ctx->getFlags().getPhiEdgeSplit()) {
102 // Lower Phi instructions. 102 // Lower Phi instructions.
103 Func->placePhiLoads(); 103 Func->placePhiLoads();
104 if (Func->hasError()) 104 if (Func->hasError())
105 return; 105 return;
106 Func->placePhiStores(); 106 Func->placePhiStores();
107 if (Func->hasError()) 107 if (Func->hasError())
(...skipping 966 matching lines...) Expand 10 before | Expand all | Expand 10 after
1074 Ostream &Str = Ctx->getStrEmit(); 1074 Ostream &Str = Ctx->getStrEmit();
1075 Str << "\t.set\tnomicromips\n"; 1075 Str << "\t.set\tnomicromips\n";
1076 Str << "\t.set\tnomips16\n"; 1076 Str << "\t.set\tnomips16\n";
1077 } 1077 }
1078 1078
1079 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[IceType_NUM]; 1079 llvm::SmallBitVector TargetMIPS32::TypeToRegisterSet[IceType_NUM];
1080 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM]; 1080 llvm::SmallBitVector TargetMIPS32::RegisterAliases[RegMIPS32::Reg_NUM];
1081 llvm::SmallBitVector TargetMIPS32::ScratchRegs; 1081 llvm::SmallBitVector TargetMIPS32::ScratchRegs;
1082 1082
1083 } // end of namespace Ice 1083 } // end of namespace Ice
OLDNEW
« no previous file with comments | « no previous file | src/IceTargetLoweringX8632Traits.h » ('j') | src/IceTargetLoweringX86BaseImpl.h » ('J')

Powered by Google App Engine
This is Rietveld 408576698