Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(289)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: tests_lit/assembler/arm32/branch-mult-fwd.ll

Issue 1457683004: Subzero. ARM32. Removing memory legalization warts. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Addresses comments Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« src/IceTargetLoweringARM32.cpp ('K') | « src/IceTargetLoweringARM32.cpp ('k') | tests_lit/assembler/arm32/load-store.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; Test that we correctly fix multiple forward branches. 1 ; Test that we correctly fix multiple forward branches.
2 2
3 ; Compile using standalone assembler. 3 ; Compile using standalone assembler.
4 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -Om1 \ 4 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --args -Om1 \
5 ; RUN: | FileCheck %s --check-prefix=ASM 5 ; RUN: | FileCheck %s --check-prefix=ASM
6 6
7 ; Show bytes in assembled standalone code. 7 ; Show bytes in assembled standalone code.
8 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \ 8 ; RUN: %p2i --filetype=asm -i %s --target=arm32 --assemble --disassemble \
9 ; RUN: --args -Om1 | FileCheck %s --check-prefix=DIS 9 ; RUN: --args -Om1 | FileCheck %s --check-prefix=DIS
10 10
11 ; Compile using integrated assembler. 11 ; Compile using integrated assembler.
12 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -Om1 \ 12 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --args -Om1 \
13 ; RUN: | FileCheck %s --check-prefix=IASM 13 ; RUN: | FileCheck %s --check-prefix=IASM
14 14
15 ; Show bytes in assembled integrated code. 15 ; Show bytes in assembled integrated code.
16 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \ 16 ; RUN: %p2i --filetype=iasm -i %s --target=arm32 --assemble --disassemble \
17 ; RUN: --args -Om1 | FileCheck %s --check-prefix=DIS 17 ; RUN: --args -Om1 | FileCheck %s --check-prefix=DIS
18 18
19 ; REQUIRES: allow_dump 19 ; REQUIRES: allow_dump
20 20
21 define internal void @mult_fwd_branches(i32 %a, i32 %b) { 21 define internal void @mult_fwd_branches(i32 %a, i32 %b) {
22 ; ASM-LABEL:mult_fwd_branches: 22 ; ASM-LABEL:mult_fwd_branches:
23 ; ASM-LABEL:.Lmult_fwd_branches$__0: 23 ; ASM-LABEL:.Lmult_fwd_branches$__0:
24 24
25 ; ASM-NEXT: sub sp, sp, #12 25 ; ASM-NEXT: sub sp, sp, #12
26 ; ASM-NEXT: str r0, [sp, #8] 26 ; ASM-NEXT: str r0, [sp, #8]
27 ; ASM-NEXT: # [sp, #8] = def.pseudo
Jim Stichnoth 2015/11/22 03:40:47 This makes me wonder - should we really be emittin
John 2015/11/23 18:52:56 Acknowledged.
27 ; ASM-NEXT: str r1, [sp, #4] 28 ; ASM-NEXT: str r1, [sp, #4]
29 ; ASM-NEXT: # [sp, #4] = def.pseudo
28 30
29 ; DIS-LABEL:00000000 <mult_fwd_branches>: 31 ; DIS-LABEL:00000000 <mult_fwd_branches>:
30 32
31 ; DIS-NEXT: 0: e24dd00c 33 ; DIS-NEXT: 0: e24dd00c
32 ; DIS-NEXT: 4: e58d0008 34 ; DIS-NEXT: 4: e58d0008
33 ; DIS-NEXT: 8: e58d1004 35 ; DIS-NEXT: 8: e58d1004
34 36
35 ; IASM-LABEL:mult_fwd_branches: 37 ; IASM-LABEL:mult_fwd_branches:
36 ; IASM-LABEL:.Lmult_fwd_branches$__0: 38 ; IASM-LABEL:.Lmult_fwd_branches$__0:
37 39
(...skipping 13 matching lines...) Expand all
51 ; IASM-NEXT: .byte 0xe5 53 ; IASM-NEXT: .byte 0xe5
52 54
53 %cmp = icmp slt i32 %a, %b 55 %cmp = icmp slt i32 %a, %b
54 56
55 ; ASM-NEXT: mov r0, #0 57 ; ASM-NEXT: mov r0, #0
56 ; ASM-NEXT: ldr r1, [sp, #8] 58 ; ASM-NEXT: ldr r1, [sp, #8]
57 ; ASM-NEXT: ldr r2, [sp, #4] 59 ; ASM-NEXT: ldr r2, [sp, #4]
58 ; ASM-NEXT: cmp r1, r2 60 ; ASM-NEXT: cmp r1, r2
59 ; ASM-NEXT: movlt r0, #1 61 ; ASM-NEXT: movlt r0, #1
60 ; ASM-NEXT: strb r0, [sp] 62 ; ASM-NEXT: strb r0, [sp]
63 ; ASM-NEXT: # [sp] = def.pseudo
61 64
62 ; DIS-NEXT: c: e3a00000 65 ; DIS-NEXT: c: e3a00000
63 ; DIS-NEXT: 10: e59d1008 66 ; DIS-NEXT: 10: e59d1008
64 ; DIS-NEXT: 14: e59d2004 67 ; DIS-NEXT: 14: e59d2004
65 ; DIS-NEXT: 18: e1510002 68 ; DIS-NEXT: 18: e1510002
66 ; DIS-NEXT: 1c: b3a00001 69 ; DIS-NEXT: 1c: b3a00001
67 ; DIS-NEXT: 20: e5cd0000 70 ; DIS-NEXT: 20: e5cd0000
68 71
69 ; IASM-NEXT: .byte 0x0 72 ; IASM-NEXT: .byte 0x0
70 ; IASM-NEXT: .byte 0x0 73 ; IASM-NEXT: .byte 0x0
(...skipping 94 matching lines...) Expand 10 before | Expand all | Expand 10 after
165 168
166 ; IASM-NEXT: .byte 0xc 169 ; IASM-NEXT: .byte 0xc
167 ; IASM-NEXT: .byte 0xd0 170 ; IASM-NEXT: .byte 0xd0
168 ; IASM-NEXT: .byte 0x8d 171 ; IASM-NEXT: .byte 0x8d
169 ; IASM-NEXT: .byte 0xe2 172 ; IASM-NEXT: .byte 0xe2
170 173
171 ; IASM-NEXT: .byte 0x1e 174 ; IASM-NEXT: .byte 0x1e
172 ; IASM-NEXT: .byte 0xff 175 ; IASM-NEXT: .byte 0xff
173 ; IASM-NEXT: .byte 0x2f 176 ; IASM-NEXT: .byte 0x2f
174 ; IASM-NEXT: .byte 0xe1 177 ; IASM-NEXT: .byte 0xe1
175
176 } 178 }
OLDNEW
« src/IceTargetLoweringARM32.cpp ('K') | « src/IceTargetLoweringARM32.cpp ('k') | tests_lit/assembler/arm32/load-store.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698