Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(273)

Side by Side Diff: src/IceAssemblerARM32.h

Issue 1440693002: Handle another form of MOVW in ARM integrated assembler. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix nits. Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « no previous file | src/IceAssemblerARM32.cpp » ('j') | src/IceAssemblerARM32.cpp » ('J')
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceAssemblerARM32.h - Assembler for ARM32 ----*- C++ -*-===// 1 //===- subzero/src/IceAssemblerARM32.h - Assembler for ARM32 ----*- C++ -*-===//
2 // 2 //
3 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file 3 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file
4 // for details. All rights reserved. Use of this source code is governed by a 4 // for details. All rights reserved. Use of this source code is governed by a
5 // BSD-style license that can be found in the LICENSE file. 5 // BSD-style license that can be found in the LICENSE file.
6 // 6 //
7 // Modified by the Subzero authors. 7 // Modified by the Subzero authors.
8 // 8 //
9 //===----------------------------------------------------------------------===// 9 //===----------------------------------------------------------------------===//
10 // 10 //
(...skipping 296 matching lines...) Expand 10 before | Expand all | Expand 10 after
307 void emitCompareOp(IValueT Opcode, const Operand *OpRn, const Operand *OpSrc1, 307 void emitCompareOp(IValueT Opcode, const Operand *OpRn, const Operand *OpSrc1,
308 CondARM32::Cond Cond); 308 CondARM32::Cond Cond);
309 309
310 void emitBranch(Label *L, CondARM32::Cond, bool Link); 310 void emitBranch(Label *L, CondARM32::Cond, bool Link);
311 311
312 // Encodes the given Offset into the branch instruction Inst. 312 // Encodes the given Offset into the branch instruction Inst.
313 IValueT encodeBranchOffset(IOffsetT Offset, IValueT Inst); 313 IValueT encodeBranchOffset(IOffsetT Offset, IValueT Inst);
314 314
315 // Returns the offset encoded in the branch instruction Inst. 315 // Returns the offset encoded in the branch instruction Inst.
316 static IOffsetT decodeBranchOffset(IValueT Inst); 316 static IOffsetT decodeBranchOffset(IValueT Inst);
317
318 // Implements movw, generating pattern ccccxxxxxxxsiiiiddddiiiiiiiiiiii where
319 // cccc=Cond, xxxxxxx<<21=Opcode, dddd=Rd, s=SetFlags, and
320 // iiiiiiiiiiiiiiii=Imm16.
321 void emitMovw(IValueT Opcode, IValueT Rd, IValueT Imm16, bool SetFlags,
322 CondARM32::Cond Cond);
317 }; 323 };
318 324
319 } // end of namespace ARM32 325 } // end of namespace ARM32
320 } // end of namespace Ice 326 } // end of namespace Ice
321 327
322 #endif // SUBZERO_SRC_ICEASSEMBLERARM32_H 328 #endif // SUBZERO_SRC_ICEASSEMBLERARM32_H
OLDNEW
« no previous file with comments | « no previous file | src/IceAssemblerARM32.cpp » ('j') | src/IceAssemblerARM32.cpp » ('J')

Powered by Google App Engine
This is Rietveld 408576698