Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(209)

Side by Side Diff: src/ppc/assembler-ppc.cc

Issue 1438013003: [turbofan] Implemented the RoundUint64ToFloat32 TurboFan operator for x64, arm64, (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Reformated the test Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/ppc/assembler-ppc.h ('k') | src/ppc/disasm-ppc.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 2151 matching lines...) Expand 10 before | Expand all | Expand 10 after
2162 emit(EXT4 | FCFID | frt.code() * B21 | frb.code() * B11 | rc); 2162 emit(EXT4 | FCFID | frt.code() * B21 | frb.code() * B11 | rc);
2163 } 2163 }
2164 2164
2165 2165
2166 void Assembler::fcfidu(const DoubleRegister frt, const DoubleRegister frb, 2166 void Assembler::fcfidu(const DoubleRegister frt, const DoubleRegister frb,
2167 RCBit rc) { 2167 RCBit rc) {
2168 emit(EXT4 | FCFIDU | frt.code() * B21 | frb.code() * B11 | rc); 2168 emit(EXT4 | FCFIDU | frt.code() * B21 | frb.code() * B11 | rc);
2169 } 2169 }
2170 2170
2171 2171
2172 void Assembler::fcfidus(const DoubleRegister frt, const DoubleRegister frb,
2173 RCBit rc) {
2174 emit(EXT3 | FCFIDU | frt.code() * B21 | frb.code() * B11 | rc);
2175 }
2176
2177
2172 void Assembler::fcfids(const DoubleRegister frt, const DoubleRegister frb, 2178 void Assembler::fcfids(const DoubleRegister frt, const DoubleRegister frb,
2173 RCBit rc) { 2179 RCBit rc) {
2174 emit(EXT3 | FCFID | frt.code() * B21 | frb.code() * B11 | rc); 2180 emit(EXT3 | FCFID | frt.code() * B21 | frb.code() * B11 | rc);
2175 } 2181 }
2176 2182
2177 2183
2178 void Assembler::fctid(const DoubleRegister frt, const DoubleRegister frb, 2184 void Assembler::fctid(const DoubleRegister frt, const DoubleRegister frb,
2179 RCBit rc) { 2185 RCBit rc) {
2180 emit(EXT4 | FCTID | frt.code() * B21 | frb.code() * B11 | rc); 2186 emit(EXT4 | FCTID | frt.code() * B21 | frb.code() * B11 | rc);
2181 } 2187 }
(...skipping 255 matching lines...) Expand 10 before | Expand all | Expand 10 after
2437 2443
2438 trampoline_ = Trampoline(pc_offset() - size, tracked_branch_count_); 2444 trampoline_ = Trampoline(pc_offset() - size, tracked_branch_count_);
2439 } 2445 }
2440 } 2446 }
2441 2447
2442 2448
2443 } // namespace internal 2449 } // namespace internal
2444 } // namespace v8 2450 } // namespace v8
2445 2451
2446 #endif // V8_TARGET_ARCH_PPC 2452 #endif // V8_TARGET_ARCH_PPC
OLDNEW
« no previous file with comments | « src/ppc/assembler-ppc.h ('k') | src/ppc/disasm-ppc.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698