Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(198)

Side by Side Diff: src/compiler/mips64/instruction-codes-mips64.h

Issue 1438013003: [turbofan] Implemented the RoundUint64ToFloat32 TurboFan operator for x64, arm64, (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Reformated the test Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ 5 #ifndef V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_
6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ 6 #define V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 58 matching lines...) Expand 10 before | Expand all | Expand 10 after
69 V(Mips64Float64RoundDown) \ 69 V(Mips64Float64RoundDown) \
70 V(Mips64Float64RoundTruncate) \ 70 V(Mips64Float64RoundTruncate) \
71 V(Mips64Float64RoundUp) \ 71 V(Mips64Float64RoundUp) \
72 V(Mips64Float64RoundTiesEven) \ 72 V(Mips64Float64RoundTiesEven) \
73 V(Mips64CvtSD) \ 73 V(Mips64CvtSD) \
74 V(Mips64CvtDS) \ 74 V(Mips64CvtDS) \
75 V(Mips64TruncWD) \ 75 V(Mips64TruncWD) \
76 V(Mips64TruncUwD) \ 76 V(Mips64TruncUwD) \
77 V(Mips64CvtDW) \ 77 V(Mips64CvtDW) \
78 V(Mips64CvtSL) \ 78 V(Mips64CvtSL) \
79 V(Mips64CvtSUl) \
79 V(Mips64CvtDL) \ 80 V(Mips64CvtDL) \
80 V(Mips64CvtDUw) \ 81 V(Mips64CvtDUw) \
81 V(Mips64CvtDUl) \ 82 V(Mips64CvtDUl) \
82 V(Mips64Lb) \ 83 V(Mips64Lb) \
83 V(Mips64Lbu) \ 84 V(Mips64Lbu) \
84 V(Mips64Sb) \ 85 V(Mips64Sb) \
85 V(Mips64Lh) \ 86 V(Mips64Lh) \
86 V(Mips64Lhu) \ 87 V(Mips64Lhu) \
87 V(Mips64Sh) \ 88 V(Mips64Sh) \
88 V(Mips64Ld) \ 89 V(Mips64Ld) \
(...skipping 36 matching lines...) Expand 10 before | Expand all | Expand 10 after
125 #define TARGET_ADDRESSING_MODE_LIST(V) \ 126 #define TARGET_ADDRESSING_MODE_LIST(V) \
126 V(MRI) /* [%r0 + K] */ \ 127 V(MRI) /* [%r0 + K] */ \
127 V(MRR) /* [%r0 + %r1] */ 128 V(MRR) /* [%r0 + %r1] */
128 129
129 130
130 } // namespace compiler 131 } // namespace compiler
131 } // namespace internal 132 } // namespace internal
132 } // namespace v8 133 } // namespace v8
133 134
134 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_ 135 #endif // V8_COMPILER_MIPS_INSTRUCTION_CODES_MIPS_H_
OLDNEW
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/mips64/instruction-selector-mips64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698