Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(233)

Side by Side Diff: src/IceTargetLoweringARM32.h

Issue 1435363002: Merge fixed alloca stack adjustments into the prolog (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Final code review comments Created 5 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringMIPS32.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===// 1 //===- subzero/src/IceTargetLoweringARM32.h - ARM32 lowering ----*- C++ -*-===//
2 // 2 //
3 // The Subzero Code Generator 3 // The Subzero Code Generator
4 // 4 //
5 // This file is distributed under the University of Illinois Open Source 5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details. 6 // License. See LICENSE.TXT for details.
7 // 7 //
8 //===----------------------------------------------------------------------===// 8 //===----------------------------------------------------------------------===//
9 /// 9 ///
10 /// \file 10 /// \file
(...skipping 68 matching lines...) Expand 10 before | Expand all | Expand 10 after
79 RegClass RC = Var->getRegClass(); 79 RegClass RC = Var->getRegClass();
80 assert(RC < RC_Target); 80 assert(RC < RC_Target);
81 return TypeToRegisterSet[RC]; 81 return TypeToRegisterSet[RC];
82 } 82 }
83 const llvm::SmallBitVector &getAliasesForRegister(SizeT Reg) const override { 83 const llvm::SmallBitVector &getAliasesForRegister(SizeT Reg) const override {
84 return RegisterAliases[Reg]; 84 return RegisterAliases[Reg];
85 } 85 }
86 bool hasFramePointer() const override { return UsesFramePointer; } 86 bool hasFramePointer() const override { return UsesFramePointer; }
87 void setHasFramePointer() override { UsesFramePointer = true; } 87 void setHasFramePointer() override { UsesFramePointer = true; }
88 SizeT getStackReg() const override { return RegARM32::Reg_sp; } 88 SizeT getStackReg() const override { return RegARM32::Reg_sp; }
89 SizeT getFrameReg() const override { return RegARM32::Reg_fp; }
89 SizeT getFrameOrStackReg() const override { 90 SizeT getFrameOrStackReg() const override {
90 return UsesFramePointer ? RegARM32::Reg_fp : RegARM32::Reg_sp; 91 return UsesFramePointer ? getFrameReg() : getStackReg();
91 } 92 }
92 SizeT getReservedTmpReg() const { return RegARM32::Reg_ip; } 93 SizeT getReservedTmpReg() const { return RegARM32::Reg_ip; }
93 94
94 size_t typeWidthInBytesOnStack(Type Ty) const override { 95 size_t typeWidthInBytesOnStack(Type Ty) const override {
95 // Round up to the next multiple of 4 bytes. In particular, i1, i8, and i16 96 // Round up to the next multiple of 4 bytes. In particular, i1, i8, and i16
96 // are rounded up to 4 bytes. 97 // are rounded up to 4 bytes.
97 return (typeWidthInBytes(Ty) + 3) & ~3; 98 return (typeWidthInBytes(Ty) + 3) & ~3;
98 } 99 }
99 uint32_t getStackAlignment() const override; 100 uint32_t getStackAlignment() const override;
101 void reserveFixedAllocaArea(size_t Size, size_t Align) override {
102 // TODO(sehr,jpp): Implement fixed stack layout.
103 (void)Size;
104 (void)Align;
105 llvm::report_fatal_error("Not yet implemented");
106 }
107 int32_t getFrameFixedAllocaOffset() const override {
108 // TODO(sehr,jpp): Implement fixed stack layout.
109 llvm::report_fatal_error("Not yet implemented");
110 return 0;
111 }
100 112
101 bool shouldSplitToVariable64On32(Type Ty) const override { 113 bool shouldSplitToVariable64On32(Type Ty) const override {
102 return Ty == IceType_i64; 114 return Ty == IceType_i64;
103 } 115 }
104 116
105 // TODO(ascull): what size is best for ARM? 117 // TODO(ascull): what size is best for ARM?
106 SizeT getMinJumpTableSize() const override { return 3; } 118 SizeT getMinJumpTableSize() const override { return 3; }
107 void emitJumpTable(const Cfg *Func, 119 void emitJumpTable(const Cfg *Func,
108 const InstJumpTable *JumpTable) const override; 120 const InstJumpTable *JumpTable) const override;
109 121
(...skipping 822 matching lines...) Expand 10 before | Expand all | Expand 10 after
932 944
933 private: 945 private:
934 ~TargetHeaderARM32() = default; 946 ~TargetHeaderARM32() = default;
935 947
936 TargetARM32Features CPUFeatures; 948 TargetARM32Features CPUFeatures;
937 }; 949 };
938 950
939 } // end of namespace Ice 951 } // end of namespace Ice
940 952
941 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H 953 #endif // SUBZERO_SRC_ICETARGETLOWERINGARM32_H
OLDNEW
« no previous file with comments | « src/IceTargetLowering.cpp ('k') | src/IceTargetLoweringMIPS32.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698